Process Detector (For DVFS and monitoring process variation)
Letter to the editor: IP model a mess (Timothy Llewellynn, Anagram Technologies)
I received a plethora of e-mails regarding my recent article, entitled "Opinion: Semi IP sector is a lost cause"
Then, I asked for the IP vendors themselves to respond to a set of questions. Here's one letter to the editor:
Editor,
I'd like to comment on your recent ''Semi IP sector is a lost cause'' article. I agree with your comments but there is more to the story and more importantly why is it difficult to make money in semi IP?
If you look at IP it has a nice story. Moore's Law creates the designer productivity gap and drives a need to license in order to build new products. This can be seen in a 15-25 percent CAGR over the last 10 years. Secondly if you amortize IP development costs over many licensees, the price to access specific technologies is greatly reduced, spurring innovative new applications and designs.
So then why is selling IP like selling dog food at the movie theatre?
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Letter to the editor: Darwin's theory on IP (Kalar Rajendiran, eSilicon)
- Letter to the editor: MIPS talks IP
- Letter to the editor: IP, cars share common ground (C. Paul Slaby, Kaben Wireless Silicon)
- Letter to the editor: IP worth its weight (Jim Gobes, CEO, Intrinsix)
- Letter to the editor: Turley speaks out (Patriot Scientific)
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset