English
HiSilicon Licenses Sarance Interlaken Protocol IP
Ottawa, Canada and Shenzhen, PRC -- Aug 24, 2007 -- Semiconductor IP vendor Sarance Technologies Inc. and HiSilicon Technologies Co Ltd. today announced a licensing agreement that will see HiSilicon license Sarance’s Interlaken Protocol IP core for use in HiSilicon FPGA and ASIC products.
Interlaken is a royalty-free specification detailing a high speed serial chip-to-chip interconnect technology that builds upon the logical structure of the System Packet Interface Level 4 (SPI4.2) specification which is widely used in current generation networking equipment. Interlaken, like SPI-4.2, provides multiple logical channels and per-channel back-pressure information, but unlike SPI-4.2, it can easily scale to data rates exceeding 100 Gbps using a low power serialization/de-serialization (SERDES) physical layer. Sarance’s Interlaken IP Core, which is fully compliant with the Interlaken Protocol Specification Revision 1.1, will enable HiSilicon to quickly bring cost-effective products to market offering chip-to-chip interconnect speeds in excess of 100 Gbps.
About Sarance
Sarance Technologies is an intellectual property development firm based in Ottawa, Ontario, Canada. Sarance offers a portfolio of ASIC and FPGA silicon cores targeted at vendors developing leading edge data communication solutions. For more information on Sarance’s Interlaken protocol IP cores, visit Interlaken on www.sarance.com.
About HiSilicon
Previously the ASIC Design Center of Huawei Technologies, HiSilicon Technologies Co., Ltd. was established as an independent company in October 2004. Headquartered in Shenzhen, China, HiSilicon has set up design centers in Beijing, Shanghai, Silicon Valley (USA) and Sweden. HiSilicon produces semiconductors for the communications networking, wireless terminal, and digital media markets.
|
||||||
Related News
- Sarance Technologies Delivers Interlaken Protocol IP Core for Xilinx Virtex-5 FPGAs
- Altera, Sarance Technologies and Cortina Systems Join Forces on First Interlaken Protocol IP Core for FPGAs
- HiSilicon Divison of Huawei licenses UltraSoC's SoC monitoring and analytics solutions
- Hisilicon Licenses Range of ARM Mali Graphics Processors to Drive the Next-Generation of Smart Connected Devices
- Imagination licenses multiple multimedia IP cores to HiSilicon
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |