Tensilica and Tallika Announce Secure SOC FPGA Platform
San Jose, CA, USA, - September 5, 2007 -- Tallika Corporation and Tensilica, Inc. today announced the Configurable Secure SOC FPGA/ASIC Platform based on Tensilica’s Xtensa Processor. This fully verified and silicon proven hardware/software platform is ideal for any design team that needs a full implementation of RSA( including encryption, decryption, and key-pair generation acceleration) and/or an SOC with integrated hardware security functions.
Tallika’s security solution includes a Tensilica Xtensa processor core with a 32-bit AHB/APB backbone and Tallika’s linked-list-based DMA controller integrated with its security IP blocks - AES/TDES/SHA/MD5 on the AHB bus and 2048-bit native exponentiation engine on the APB bus. The Secure FPGA Platform is based on Xilinx Virtex4 LX160 FPGA devices and comes with a complete software library to access security functions as well as with a full implementation of RSA encrypt, decrypt, and key-pair generation (including acceleration for Primality testing). The solution is also available for license by Tallika as soft IP for ASIC development.
“Tallika leveraged their strength in micro-architecture design, information security, and embedded software to develop this security platform,” stated Steve Roddy, Tensilica’s vice president of marketing. “Companies that need security can quickly use this customer-proven solution.”
“We based this platform on Tensilica’s Xtensa processor because it could easily be configured precisely for security applications. When combined with our flexible configurable IP, this platform provides our customers with ability to quickly ramp up on their product development. ” stated Hemi Bhatnagar, President, CEO, Tallika Corporation. “By building key encryption algorithms right into the processor, we can build a very efficient customized implementation for our customers. Our solution is already silicon proven and our development methodology allows us to further customize it for our customer’s product development needs”
Availability
The Secure Platform core IP and FPGA platform are available now from Tallika. More information regarding this solution can be found at http://www.tallika.com/products_security_secure_soc.htm.
About Tallika Corporation
Tallika Corporation is a leading provider of Silicon Intellectual Property and Professional Design Services for the consumer, networking, computing, and storage markets. Tallika’s IP Portfolio includes Tensilica Diamond Series and Xtensa processors, Xilinx based Secure SOC Platform, PCI Express Controllers, Security Solutions and DDR I/II Controllers. Tallika’s design services include Embedded Systems/Software Development, turn-key Specification to GDSII – Specification, RTL, Verification, and RTL-to-GDSII for digital and mixed-signal designs. Tallika specializes in design services for system level enablement of PCI Express and Security technologies for its customers. Tallika's corporate headquarters is in Mesa, Arizona, USA with a design center in Chennai, India (about 100 miles southeast of Bangalore, the largest metropolis and industrial hub in southern India).For more information on Tallika’s products and services, please visit www.tallika.com.
|
Related News
- Primemas Selects Achronix Embedded FPGA Technology For System-on-Chip (SoC) Hub Chiplet Platform
- S2C Accelerates Development Timeline of Bluetooth LE Audio SoC
- Cadence Accelerates Intelligent SoC Development with Comprehensive On-Device Tensilica AI Platform
- Cadence Successfully Tapes Out Tensilica SoC on GLOBALFOUNDRIES 22FDX Platform Using Adaptive Body Bias Feature
- Industry's First RISC-V SoC FPGA Architecture Brings Real-Time to Linux, Giving Developers the Freedom to Innovate in Low-Power, Secure and Reliable Designs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |