Dolphin Integration announces the availability in September 2007 of Third Generation Schematic Link EDitor, named SLED
In order to further innovate toward such designers’ productivity improvements, they are launching SLED as hierarchical capture system of the third generation, which delivers the long-awaited dual capability for Graphic Entry and Scriptability at once.
Compared to current solutions, SLED is both framework independent and open to bridging with EDA tools: it maximizes interoperability at different levels of the design chains.
Benefiting from Dolphin’s long-lasting experience in Missing EDA Links solutions, SLED is the solution of choice for all design teams needing an integrated, open and extensible front-end capture and optimized for multi-level, multi-domain simulation with SMASH.
More information on http://www.dolphin-integration.com/medal/sled/sled_overview.php
|
Dolphin Design Hot IP
Related News
- Dolphin Integration accelerates its Mixed-Signal Front-End Design Solutions
- DOLPHIN Integration upgrades SLED and SMASH delivering block-busting innovation
- Dolphin Integration announces the availability of its RISC-V subsystem: RV32 Tornado
- Dolphin Integration announces the availability of the new generation 28 nm SpRAM generator
- Dolphin Integration announce the availability of their Reusable Power Kit Library at TSMC 180 nm eLL
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |