Dolphin Integration announces the availability in September 2007 of Third Generation Schematic Link EDitor, named SLED
In order to further innovate toward such designers’ productivity improvements, they are launching SLED as hierarchical capture system of the third generation, which delivers the long-awaited dual capability for Graphic Entry and Scriptability at once.
Compared to current solutions, SLED is both framework independent and open to bridging with EDA tools: it maximizes interoperability at different levels of the design chains.
Benefiting from Dolphin’s long-lasting experience in Missing EDA Links solutions, SLED is the solution of choice for all design teams needing an integrated, open and extensible front-end capture and optimized for multi-level, multi-domain simulation with SMASH.
More information on http://www.dolphin-integration.com/medal/sled/sled_overview.php
|
Dolphin Semiconductor Hot IP
Related News
- Dolphin Integration accelerates its Mixed-Signal Front-End Design Solutions
- DOLPHIN Integration upgrades SLED and SMASH delivering block-busting innovation
- Dolphin Integration announces the availability of its RISC-V subsystem: RV32 Tornado
- Dolphin Integration announces the availability of the new generation 28 nm SpRAM generator
- Dolphin Integration announce the availability of their Reusable Power Kit Library at TSMC 180 nm eLL
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |