S1 Core updated to OpenSPARC T1 version 1.5
September 10, 2007 -- One year after the first release, Simply RISC has updated the S1 Core design to make use of version 1.5 of the Verilog sources contained into the OpenSPARC T1 environment released by Sun Microsystems.
The environment has been updated too, and now it contains scripts that support the use of three different "flavors" of the S1 Core:
S1 Core version | Mnemonic | Description | Spartan-3E Area (*) | Virtex-5 Area (**) |
---|---|---|---|---|
S1 Core EE | Elite Edition | Four threads, usual 16K+8K L1 caches | 104K LUTs | 60K LUTs |
S1 Core SE | Single-thread Edition | One thread, usual 16K+8K L1 caches | 69K LUTs | 40K LUTs |
S1 Core ME | Memory-less Edition | One thread, no L1 caches | 52K LUTs | 37K LUTs |
(*) Number of 4 input LUTs on Spartan-3E devices, pre-Place-and-Route, obtained with provided push-button script
(**) Number of Slice LUTs on Virtex-5 devices, pre-Place-and-Route, obtained with provided push-button script
The numbers above clearly show that the S1 Core will not fit into any existing Spartan device; if you really plan to use FPGA technology you might consider using a Virtex 4 or 5 device with at least 100K LUTs.
|
Related News
- Saifun Board of Directors Authorizes the Repurchase of Up to 1.5 Million of Saifun Ordinary Shares
- MataiTech LLC Includes OpenCores IP with an Update of its EDA Tool NAUET 1.5
- Jennic receives £1.5 million DTI grant to fund further growth
- FSA Announces Fabless Fundings Total $1.5 Billion From Q1 Through Q3 2004
- The SPIRIT Consortium Approves IP-XACT Version 1.5
Breaking News
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
Most Popular
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win
- intoPIX JPEG XS Cores Power Delta Video's IP Video Transmission Solutions
- PolarFire® SoC FPGAs Achieve AEC-Q100 Qualification
- Synopsys Accelerates Chip Design with NVIDIA Grace Blackwell and AI to Speed Electronic Design Automation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |