English
Impinj preps 65-nm NVM for October launch
Peter Clarke, EE Times
(09/13/2007 6:46 AM EDT)
LONDON — Impinj Inc., a vendor of non-volatile memory intellectual property and radio frequency identification circuits, has said its multitime programmable memory has been fabricated in 65-nm process technology by foundry Taiwan Semiconductor Manufacturing Co. Ltd.
Impinj (Seattle, Wash.) has received 65-nm test circuits back from TSMC and expects to be able to supply customers with IP for hard memory blocks in October, said Larry Morrell, vice president and general manager of IP products at Impinj.
(09/13/2007 6:46 AM EDT)
LONDON — Impinj Inc., a vendor of non-volatile memory intellectual property and radio frequency identification circuits, has said its multitime programmable memory has been fabricated in 65-nm process technology by foundry Taiwan Semiconductor Manufacturing Co. Ltd.
Impinj (Seattle, Wash.) has received 65-nm test circuits back from TSMC and expects to be able to supply customers with IP for hard memory blocks in October, said Larry Morrell, vice president and general manager of IP products at Impinj.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- SiliconBlue 65-nm FPGAs run on microamps
- Altera Shipping Full Line of 65-nm Cyclone III FPGAs
- Synopsys Achieves Two IP Firsts: 65-nm PCIe and 90-nm USB Compliance Utilizing Common Platform Technologies
- A panel discusses 65-nm mixed-signal design
- Synopsys Enables STMicroelectronics to Achieve First-Silicon Success for 65-nm Dual High-Definition MPEG-4 Decoder
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks