PMC-Sierra's New Multi-Service Processors Optimize Power and Performance for Network and Storage Applications; High Performance MIPS32 34K Core is Integrated in the MSP8110 and MSP8120 System-On-Chips
SANTA CLARA, Calif. -- Sept. 13, 2007 -- PMC-Sierra, Inc. (Nasdaq:PMCS) today announced two highly integrated Multi-Service Processors(R) (MSPs) targeted at high-performance, cost-sensitive embedded applications. The MSP8110 and MSP8120 System-On-Chip (SoC) solutions, powered by the MIPS32 34K core, provide large 64KB caches with integrated I/O interfaces and consume less than 1.5Watts. These processors are the first additions to PMC-Sierra's new MSP8100 family of SoCs designed to meet the performance and cost targets required to support a wide range of applications such as networked appliances, storage systems and security solutions.
Both the MSP8110 and the MSP8120 support the following standard interfaces:
- Two 10/100 Mb/s Ethernet MAC interfaces supporting industry standard MII/RMII interfaces to standard Ethernet transceivers;
- A USB 2.0 controller and PHY supporting both host and device mode operation;
- A 32-bit PCI controller providing PCI 2.3 compliant operation at 33/66 MHz;
- A 166 MHz DDR I/II SDRAM controller;
- A local bus interface providing connectivity to boot ROM and Flash; and
- Up to twenty GPIO pins that can optionally be configured as UART, SPI, TDM, or TWI ports.
In addition, the MSP8120 features an integrated IPSec hardware acceleration engine that boosts Internet protocol security, and provides secure socket layer performance for security appliances, firewalls, networking, and storage applications.
"Our new MSP8100 family of SoCs is ideal for a wide range of applications including the growing demand for SMB security, surveillance, NAS and networked appliances," said Raed Elmurib, vice president and general manager of PMC-Sierra's Microprocessor Products Division. "PMC-Sierra's extensive expertise in developing highly-integrated embedded solutions enables us to provide the high performance and low power consumption this market requires."
The MSP8100 family of processors is supported by the Linux ecosystem of development tools available as a software development kit. This packaged system (PM2429-KIT) provides a recent Linux kernel, compiler, performance analysis tool, debugger, kernel tracer and root file system with a complete set of userland applications. Openswan, IPSec VPN gateway and full-featured SSL OpenVPN server reference implementations are also included in the kit.
The on-chip EJTAG debug circuitry provides visibility into the processor core operation to accelerate hardware and software development.
Availability and Customer Support
The MSP8110 and MSP8120 devices are released to production. For more information, including comprehensive datasheets and evaluation boards, visit www.pmc-sierra.com/processors. For documentation and pricing, contact a PMC-Sierra sales representative at www.pmc-sierra.com/contactSales.
About PMC-Sierra's MSP Family of SoC Processors
PMC-Sierra's MIPS-based(TM) SoC architecture is designed to be software compatible with the company's "RM" family of SysAD-based standalone microprocessors, giving customers the ability to increase integration and lower costs as systems enter high volume production. Designed for laser printers, networking, storage, industrial control and high-end consumer applications, PMC-Sierra's RM5200, RM7000 and RM7900 families of 64-bit MIPS-based processors provide the highest levels of processing power with low power dissipation. PMC-Sierra's MSP8100 family of highly integrated MIPS-based processors forms the foundation for future products that will provide greater processing power through high-performance I/O interconnects designed for networking appliances, storage systems and security solutions. For more information, visit www.pmc-sierra.com/processors.
PMC-Sierra MSP Product FamilyProduct | Description | Package/Power |
MSP2006 | 170 MHz MIPS32 4Km processor, 16KB I/D cache; 10/100 Ethernet, PCI, UART, GPIO, SDRAM | 276 PBGA/1.0W |
MSP8110 | 400MHz MIPS32 34K processor, 64KB I/D cache; 10/100 Ethernet, PCI, USB, UART, GPIO, DDR | 416 PBGA/1.5W |
MSP8120 | 400MHz 34K processor, 64KB I/D cache with IPSec Engine, 10/100 Ethernet, PCI, USB, UART, GPIO, DDR 416 PBGA/1.5W MSP8510 600MHz-1GHz MIPS E9000 processor (16KB I/D L1 cache, 256K L2 Cache), 10/100/1000 Ethernet, PCI, UART, GPIO, DDR | 896 FCBGA/5.9W |
MSP8520 | 600MHz-1GHz MIPS E9000 processor (16KB I/D L1 cache, 256K L2 cache), IPSec Engine, 10/100/1000 Ethernet, PCI, UART, GPIO, DDR | 896 FCBGA/5.9W |
About PMC-Sierra
PMC-Sierra(TM) is a leading provider of broadband communications and storage semiconductors for metro, access, fiber to the home, wireless infrastructure, storage, laser printers, and fiber access gateway equipment. PMC-Sierra offers worldwide technical and sales support, including a network of offices throughout North America, Europe, Israel and Asia. The company is publicly traded on the NASDAQ Stock Market under the PMCS symbol. For more information, visit www.pmc-sierra.com.
|
Related News
- PMC-Sierra's New Multi-Service Residential Gateway Solution Powered by Multi-Threaded MIPS32 34K Core
- SafeNet Security Technology Selected by PMC-Sierra for Highly Integrated System-on-Chip (SoC) Solution
- Express Logic's New ThreadX/MT Delivers Higher Performance and Lower Power for the MIPS32 34K Multi-threaded Processor Cores
- Altera and PMC-Sierra Introduce Multi-Serial Protocol Development System
- A better way to cloud: TI's new KeyStone multicore SoCs revitalize cloud applications, enabling new capabilities and a quantum leap in performance at significantly reduced power consumption
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |