Aldec adds others' synthesis tools
Aldec adds others' synthesis tools
By Richard Goering, EE Times
April 26, 2000 (10:32 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000426S0010
HENDERSON, Nev. Aldec Inc. will offer an HTML-based Flow Manager that integrates Synplicity or Synopsys FPGA synthesis tools into Aldec's design environment. The company plans to roll out a schematic import and design reuse option for Xilinx users, too. The Flow Manager connects the Synplicity Synplify tool or Synopsys FPGA Express product to Aldec's Active-HDL 4.0XE environment. Users can invoke Synplify or FPGA Express from within Active-HDL 4.0XE. The Flow Manager also controls the flow of data between the applications and handles files passed from one program to another. It is configurable and can be adjusted to the user's logic synthesis tool of choice. Separately, Aldec has announced the Fast-Port software for the direct importation of Xilinx Foundation Series projects, schematics and libraries into Active-HDL 4.0XE. The imported projects and schematics will look identical in the Aldec environment, eas ing design reuse, the company said. Active-HDL 4.0XE is a Xilinx-specific version of Active-HDL. It includes a project manager, HDL editor, state machine editor, block diagram/schematic editor, automatic testbench generation and VHDL or Verilog simulator. The product is priced at $2,995.
Related News
- Green Hills Software adds support for production-ready RTOS and tools to Imagination Technologies' RISC-V CPUs
- Airborne System Design Assurance: Aldec Adds 60+ New HDL Rules to ALINT-PRO's DO-254 Plug-In
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- Thalia adds analog and mixed-signal IP reuse to Siemens' Cre8Ventures Digital Twin Marketplace
- Quadric's 3rd Generation Chimera GPNPU Product Family Expands to 864 TOPs, Adds Automotive-Grade Safety Enhanced Versions
Breaking News
- Ceva-Waves Wi-Fi 6 IP Powers WUQI Microelectronics Wi-Fi/Bluetooth Combo Chip
- Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release
- Mirabilis Design Adds System-Level Modelling Support for Industry-Standard Arteris FlexNoC and Ncore Network-on-Chip IPs
- Rambus Reports Fourth Quarter and Fiscal Year 2024 Financial Results
- CoMira Solutions unveils its new 1.6T Ethernet UMAC IP
Most Popular
- Intel Halts Products, Slows Roadmap in Years-Long Turnaround
- UK Space Agency Awards EnSilica £10.38m for Satellite Broadband Terminal Chips
- CoMira Solutions unveils its new 1.6T Ethernet UMAC IP
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- RISC-V in Space Workshop 2025 in Gothenburg
E-mail This Article | Printer-Friendly Page |