PVT Controller (Series 5) (Sub-system for complete PVT monitoring), TSMC N4P. N5 , N6
Chipidea Delivers First TSMC Qualified USB High-Speed PHY IP on 65nm GP Process Technology
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
New Offering Expands Industry's Widest Portfolio of USB IP Technology and Provides Optimized System Performance Through ProgrammabilityPORTO, Portugal -- September 18, 2007 -- Chipidea, the world's leading provider of analog/mixed-signal subsystems and intellectual property, today announced that its USB high-speed physical layer (PHY) IP is the first to be verified on Taiwan Semiconductor Manufacturing Company's (TSMC) 65-nanometer (nm) general-purpose plus (GP) process technology.
The certified High-Speed USB PHY core runs at 2.5 volts and is compliant with the USB 2.0 standard, including 5 volt protection on the D+ D- ports. The unique analog programmability of the IP is a key feature that enables system-on-chip (SoC) designers to fine tune the complete system for optimized performance. The CI12351tn is designed in a multi-port architecture, which offers an additional benefit for applications requiring several USB ports on the same chip. The IP's compact design and block re-utilization features allow designers to configure up to 8 ports on a space-saving modular architecture.
"Chipidea's goal is to provide USB IP blocks that offer designers the ability to get to market quickly at the lowest cost and with the fastest time to integration," said Celio Albuquerque, director of Chipidea's Physical Solutions Division. "Verification of our PHY on TSMC's 65nm GP process continues to build on our strategy to be the first in the market to offer silicon-proven USB PHY in the most advanced technology nodes."
"We work closely with our IP partners to make high-quality IP available for customers," said Kuo Wu, deputy director of Design Services Marketing at TSMC. "Chipidea's USB high-speed PHY product met our strict IP quality guidelines at the 65nm GP process node."
Chipidea provides the widest selection of certified USB cores, which are available at several of the industry's leading foundries and process nodes.
About Chipidea
Chipidea is the world's number one analog/mixed-signal merchant technology supplier targeting fast-growing market segments including wireless communications, digital media and consumer electronics. Chipidea supports blue-chip customers across the globe, has an impeccable reputation for delivering high-quality products and is known for its reliable execution. Chipidea licenses its technology to leading companies in all major markets, delivering everything from high-precision, single-function blocks to full analog sub-systems. For more information, please visit http://www.chipidea.com.
|
Related News
- Chipidea Achieves Certification for USB High-Speed PHY IP on Chartered’s 90nm and 65nm Customer-ready Technologies
- Mentor Graphics Introduces its High-Speed USB-Certified PHY for Embedded Host Applications in the SMIC 0.13 micron Process
- Chipidea Achieves Industry's First USB High Speed PHY Certification in TSMC 65nm Technology
- M31 demonstrates high-speed interface IP development achievements on TSMC's 7nm & 5nm process technologies
- Faraday High-Speed USB OTG PHY and Controller Solution Passes USB-IF Compliance Test
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |