English
Synopsys' Memory IP Development Environment Selected by UMC for Advanced Design Processes
Comprehensive, Production-Proven Solution Allows Rapid In-House Memory IP Development
MOUNTAIN VIEW, Calif. -- Sept. 19, 2007 -- Synopsys, Inc. , a world leader in semiconductor design software, today announced that UMC, a world-leading semiconductor foundry, has selected Synopsys' memory IP development automation environment for its most advanced design processes. Synopsys' development environment is production-proven and allows designers to develop memories in less time and with fewer dedicated resources.
Synopsys' memory IP development environment solution includes three vital components that contribute to reducing development time and also features integrated memory quality assurance (QA) system source code for all standard memory architectures and characterization utilities. The integrated memory QA system shortens development time by enabling production-ready memory releases. The available source code, which contains support for industry standard EDA views, enables short ramp-up times for engineers to provide high reliability memories. Lastly, the characterization utilities ensure the efficient generation of accurate memory models.
"As part of UMC's SoC foundry solution strategy, we are seeking to further enhance our portfolio of memory IP in order to meet our customers' ever-expanding requirements as they design into today's most advanced technologies," said Raymond Leung, vice president of memory IP development at UMC. "Synopsys' memory development automation environment is capable of developing memory IP solutions for 65nm and 45nm memories and cores. The combination of Synopsys' development environment, support and training, makes this a valuable EDA offering for meeting our customers' memory IP requirements."
"We continue to provide comprehensive and cost-effective solutions that permit our customers to focus their internal resources on specialized design features," said John Koeter, senior director of marketing for IP and Services at Synopsys. "Our scalable, robust and comprehensive memory development automation environment allows foundries to produce memory components in-house without spending time and resources on developing the environment, thus reducing their overall development time and expense."
Availability
Synopsys' comprehensive memory IP development software development environment, containing separate software tools and implementation support, is available now. Please contact your local sales representative for additional information.
About Synopsys
Synopsys, Inc. is a world leader in EDA software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com.
MOUNTAIN VIEW, Calif. -- Sept. 19, 2007 -- Synopsys, Inc. , a world leader in semiconductor design software, today announced that UMC, a world-leading semiconductor foundry, has selected Synopsys' memory IP development automation environment for its most advanced design processes. Synopsys' development environment is production-proven and allows designers to develop memories in less time and with fewer dedicated resources.
Synopsys' memory IP development environment solution includes three vital components that contribute to reducing development time and also features integrated memory quality assurance (QA) system source code for all standard memory architectures and characterization utilities. The integrated memory QA system shortens development time by enabling production-ready memory releases. The available source code, which contains support for industry standard EDA views, enables short ramp-up times for engineers to provide high reliability memories. Lastly, the characterization utilities ensure the efficient generation of accurate memory models.
"As part of UMC's SoC foundry solution strategy, we are seeking to further enhance our portfolio of memory IP in order to meet our customers' ever-expanding requirements as they design into today's most advanced technologies," said Raymond Leung, vice president of memory IP development at UMC. "Synopsys' memory development automation environment is capable of developing memory IP solutions for 65nm and 45nm memories and cores. The combination of Synopsys' development environment, support and training, makes this a valuable EDA offering for meeting our customers' memory IP requirements."
"We continue to provide comprehensive and cost-effective solutions that permit our customers to focus their internal resources on specialized design features," said John Koeter, senior director of marketing for IP and Services at Synopsys. "Our scalable, robust and comprehensive memory development automation environment allows foundries to produce memory components in-house without spending time and resources on developing the environment, thus reducing their overall development time and expense."
Availability
Synopsys' comprehensive memory IP development software development environment, containing separate software tools and implementation support, is available now. Please contact your local sales representative for additional information.
About Synopsys
Synopsys, Inc. is a world leader in EDA software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com.
|
||||||
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys' New Virtualizer Studio Integrated Development Environment Accelerates Virtual Prototyping Productivity
- Synopsys and UMC Collaborate to Accelerate Development of UMC's 14-nm FinFET Process
- LogicVision's Memory BIST & Automated Diagnosis Solutions Included by TSMC in Its Advanced Embedded Memory Development Program and QA Flow
- T-RAM and GLOBALFOUNDRIES Enter into Joint Development Agreement for Application of T-RAM's Thyristor-RAM Embedded Memory to Advanced Technology Nodes
- Artisan's Advantage Platform Selected by UMC for 90-Nanometer Technology; Companies Extend Relationship to Deliver Advanced IC Design Solution
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |