Palmchip Announces Advanced IDE Host Controller IP Core to Reduce Hard Disk Interface Development Time and Cost
For Information contact: | |||||||
IP Subsystem Targeted to Emerging ApplicationsSAN JOSE, CA, April 24, 2000 -- Palmchip Corporation announced today availability of the BK-3709 IDE Host Controller IP (intellectual property) core. Designed for easy integration into SOC (system-on-chip) designs, the core provides a complete IDE host controller subsystem.Using the BK-3709 core, system OEMs and fabless semiconductor companies can develop complete IDE host controller solutions faster and with lower development costs. The BK-3709 IDE Host Controller includes all of the digital circuitry needed to provide a complete interface between a host processor system and an IDE- or ATAPI-compatible hard drive subsystem or device.The BK-3709 includes PIO (programmed I/O), multi-word DMA (direct memory access), and Ultra ATA interface circuitry.It supports up to four separate hard disk drive devices.The core is shipped as RTL Verilog source code.Documentation, synthesis scripts, and a test bench are available.The test bench includes the RTL source code, a simulation harness, models for the ATA slave devices, DMA and control interfaces, and test stimulus files. The BK-3709 core supports primary and secondary data channels with independent or combined interrupts.It supports PIO modes 1 through 4, multi-word DMA modes 0, 1 and 2, and synchronous Ultra ATA-33 and -66 modes 0 through 4.The design is verified for operation at clock speeds of up to 100 MHz.An enhanced version, the BK-3710 featuring higher performance and Intel register set compatibility, will be available in late June. "Our IDE Host Controller IP supports fast integration of hard drives into emerging applications such as information appliances, set-top boxes, portable communications systems, and mobile instrumentation," said Melissa Jones, vice president of marketing at Palmchip."It is suitable for use with all form factor IDE/ATA and ATAPI drives and offers a flexible means to reduce cost and design time." Palmchip Announces Advanced IDE Host Controller IP Core "The need for management of high speed, high density disk drives has grown dramatically as the portable computing and home entertainment markets have flourished," said David Cavanaugh, senior market research analyst at ICE."Palmchip's reusable IDE host controller IP core provides the highly capable, easy to integrate IP that innovative disk drive manufacturers need to reduce cost and time to market. This controller IP core also offers a large advantage to disk drive manufacturers because it can be custom configured to meet the rapidly increasing performance demands at a constantly lower price demanded by consumer markets, especially the home entertainment and set-top-box segments." Palmchip announced with Altera Corporation on March 22 of this year that the companies will make the IDE Host Controller available through the Altera Megafunction Partners Program (AMPPSM) later in 2000.Pricing for the Altera netlist version will be announced when the core is available through the program. About PalmchipPalmchip Corporation develops and licenses configurable semiconductor IP (intellectual property) for embedded system-on-chip ICs used in networking, portable communications, portable computing and mass storage applications.The company offers specialized IP blocks and subsystems, general-purpose integration platforms, FlexiSOC[tm] application-specific integration platforms and full-service turnkey production.Palmchip's IP is based on its CoreFrame[tm] interconnect architecture.This technology is independent of processor, I/O or foundry, allowing designers tremendous flexibility in porting IP from multiple sources.Palmchip DirectConnect[tm] partners offer a wide range of third-party IP, software and design tools that are compatible with the CoreFrame[tm] architecture.Palmchip is a privately held company based in San Jose, California (USA) and is a member of the Virtual Socket Interface Alliance and VCX. More information can be obtained at http://www.palmchip.com. Palmchip, CoreFrame, and the palm leaf logo are registered trademarks, and FlexiSOC and DirectConnect are trademarks of Palmchip Corporation.All other trademarks are the property of their respective owners. |
Related News
- Infineon Achieves New Data Rate Breakthrough With 3.0 Gb/s Advanced Hard Disk Drive Read Channel and 6 Gb/s Serdes Interface
- Toshiba Helps Global Locate Meet 6-Month Time-To-Market Window And Reduce Cost With Marlin A-GPS Custom SOC For Advanced 3G Handsets And Smartphones
- Palmchip introduces IDE host controller IP core
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- USB 3.1 Device & Host Controller IP Cores with highly configurable design for Superspeed data transfers in all kinds of advanced SoCs is available for immediate licensing
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |