Mentor Graphics Announces Precision RTL Plus for FPGA Synthesis -- Vendor-Independent Solution for Breakthrough Productivity
The new tool provides several industry-first capabilities that enable every designer, regardless of level of expertise, to reach timing closure faster, minimize the impact of late cycle design changes, and make efficient use of FPGA architectural blocks. The new tool incorporates three innovative capabilities: (1) multi-vendor physically aware synthesis, which unlike other physical synthesis tools, improves design performance for a wide range of devices from multiple vendors; (2) the industry’s first incremental synthesis that is fully automatic, reducing runtime by efficiently processing late cycle design changes; and (3) a unique resource management technology for optimized design performance. Used separately or in combination, these result in dramatically increased productivity to handle the ever increasing design complexity.
“Altera conducted benchmark tests on over 70 designs and found a significant improvement in quality of results with Precision RTL Plus over regular synthesis,” stated Danny Biran, senior vice president of corporate marketing for Altera. “We are convinced that the new tool will provide significant benefits to our mutual customers”.
Precision RTL Plus takes physically aware synthesis to new heights with multi vendor support for 19 FPGA device families - significantly broader than that supported by competing tools. This technology enables designers to reach their timing goals faster, with fewer iterations. It is a push-button, timing-driven methodology which provides an optimized netlist to the FPGA vendors’ place and route (P&R) tools. It performs pre-P&R physical synthesis optimizations based on advanced delay estimation, and considers many factors including potential placement, available routing resources, and design rules specific to each device. Internal and customer testing shows a typical performance improvement ranging from 5 percent to 40 percent, with an average improvement of 10 percent.
Precision RTL Plus offers an industry-first capability of automating incremental synthesis without reducing the quality of results. It enables up to 60 percent runtime improvement, without the need for any prior planning or setup, when used with the very wide array of Precision-supported FPGA devices. The combination of the new automatic incremental synthesis and Xilinx SmartGuide flow is the industry’s first complete automatic incremental design flow which takes the incremental change all the way through place and route.
Precision RTL Plus also supports the typical partition-based synthesis approach of Altera and Xilinx which can result in saving of up to 6x in run time and maximize the predictability after a design change. This can potentially mean that an iteration that previously would take an entire work day could now be done in a fraction of that time. Precision RTL Plus takes partition-based design one step further with a technology that allows the designer to recompile and synthesize only the partition affected by the design change.
"Mentor's Precision RTL Plus provides excellent support of our leading technologies, such as Virtex-5 and Spartan-3A FPGA families," stated Steve Lass, Xilinx senior director of software product marketing. "The incremental flow, physical optimization, and resource control capabilities of this new product are exciting, and this solution should greatly improve our customer's productivity."
The industry-first resource management technology allows the engineer to easily make trade-offs to optimize the design for either performance or area by analyzing and manipulating the mapping of dedicated FPGA blocks. The tool offers an intuitive interface that allows the user to easily identify available architectural blocks and re-map implementations for best performance and device utilization.
“Customers using our high-end IP also need high performance, easy to use FPGA synthesis tools. The new Precision RTL Plus delivers on both counts,” said Pierre-Xavier Thomas, design center director, IPextreme. “Our testing showed clock speed improvements of over 17 percent for some of our IP cores, and in particular, we were able to reach 95 Mhz max frequency for the V2 ColdFire 32-bit processor core using the physically aware Precision switch for Xilinx Virtex 5 devices.”
“Precision RTL Plus demonstrates Mentor Graphics’ technology leadership in FPGA synthesis productivity, addressing the ever increasing design complexity faced by FPGA design engineers, “said Simon Bloch, general manager, Mentor Graphics Design and Synthesis Division.
Precision RTL Plus Pricing and Availability
The Precision RTL Plus solution is available now, with product pricing starting at USD $27,100. For more information, go to the company website: www.mentor.com/fpga , contact a local Mentor Graphics sales office, or call 1-800-547-3000 for specific product and pricing details.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $825 million and employs approximately 4,300 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/ .
|
Related News
- Precision RTL Synthesis Tool from Mentor Graphics Delivers Excellent QoR for Designs Using Actel's ProASIC Plus Devices
- EnSilica's eSi-RISC embedded processors validated for Mentor Graphics' Precision Synthesis FPGA design flow
- Mentor Graphics Announces New FPGA Synthesis Innovation in Precision Synthesis 2010a Release
- Mentor Graphics Launches Precise-IP Vendor-independent IP Platform for FPGA Design
- FFT Library from OptNgn Validated for use in Mentor Graphics' Precision FPGA Synthesis
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |