Newly-funded M2000 preps FPGA product family
(09/28/2007 7:12 AM EDT)
LONDON -- M2000 Inc. (Santa Clara, Calif.) a programmable logic intellectual property licensor founded in France in 1996 is about to launch what it describes as a "breakthrough" in programmable logic technology. The company claims that its technology will provide higher logic density, functionality and speed at less cost than competing solutions.
M2000, led by CEO and cofounder Frederic Reblewksi, has operated out of France for more than a decade and has provided FPGA blocks for license by SOC designers.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Lattice Introduces New Secure Control FPGA Family with Advanced Crypto-Agility and Hardware Root of Trust
- GOWIN Semiconductor New 22nm High-Performance FPGA family - Arora V
- Efinix® Extends Breakthrough Family of Titanium Products with Launch of the Titanium Ti180 FPGA
- CAES Introduces Family of Radiation Hardened NOR Flash Memories for Space FPGAs
- Renesas Enters FPGA Market with the First Ultra-Low-Power, Low-Cost Family Addressing Low-Density, High-Volume Applications
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset