ARM and EVE Sign Co-Emulation Partnership Agreement
SANTA CLARA, Calif.-- October 02, 2007 --EVE, the leader in hardware/software co-verification, announced today that it has signed a partnership agreement with ARM where both companies have agreed to integrate their tools to produce a high-end co-emulation environment.
The ARM® RealView® SoC Designer electronic system level (ESL) design software will be coupled and integrated with EVE’s ZeBu hardware-assisted verification platform for early architectural exploration and prototyping. This co-emulation environment will allow complete system level ARM technology-based SoC modeling including the use of existing register transfer level (RTL) code and offer the ability to migrate from models to RTL implementation.
The announcement coincides with the ARM Developers’ Conference held this week, where the ZeBu-UF/SoC Designer co-emulation concept will be demonstrated October 3-4 in the EVE Booth #315.
“We selected EVE as part of our co-emulation strategy because they are leaders in hardware-assisted verification, and have a well-established reputation in the industry with many of our IP and tools licensees,” says Mark Snook, Director of Marketing for System Level Tools, System Design Division at ARM. “This agreement enables our Partners to accelerate architectural exploration and software verification using the ARM SoC Designer tool together with the Zebu Platform.”
The ARM SoC Designer tool enables the deployment and simulation of system level models of its intellectual property (IP) blocks. Using ZeBu with the SoC Designer tool allows for the reuse of existing RTL code without the need to write new models for existing peripherals. Designs can be progressively moved from simulation into emulation by removing models from the SoC Designer tool and synthesizing the RTL on ZeBu.
“Early architectural exploration is the dream of almost all design teams,” remarks Lauro Rizzatti, worldwide marketing vice president and general manager of EVE-USA. “The co-emulation platform offered through the integration of the SoC Designer tool and ZeBu is an effective means of deploying system level models of ARM and third party IP.”
The ARM Developers’ Conference & Design Pavilion will be held October 2-4 at the Santa Clara Convention Center, Santa Clara, Calif. For more details, visit: www.rtcgroup.com/arm/2007.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation. EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products also work in conjunction with popular Verilog, SystemVerilog, and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics. Its United States headquarters are in Santa Clara, Calif. Telephone: (408) 855-3200. Facsimile: (408) 845-9209. Corporate headquarters are in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Website: http://www.eve-team.com.
|
Related News
- Arm and DARPA Sign Partnership Agreement to Accelerate Technological Innovation
- Arm and China Unicom Sign Partnership Agreement to Drive IoT Adoption in China
- China Mobile, ARM, Cavium and Enea Sign Agreement for Cooperation in China Mobile Open NFV Testlab
- ARM and Samsung Sign Long-Term Agreement to Take Customers' Visual Experiences to a New Level
- eSilicon Corporation and ARM Sign Multi-Year IP Agreement
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |