Jasper Design Automation Announces JasperGold(R) Verification System v4.5 Featuring Liveness Property Support, Improved Modeling and Faster Engine Performance
MOUNTAIN VIEW, Calif. -- October 3, 2007 -- Jasper Design Automation, the leader in successful deployment of production proven formal verification solutions, today announced JasperGold® Verification System v4.5, a new release of the company's flagship formal verification solution that delivers support for liveness properties, enhanced engine performance and support for properties containing multiple clocks -- a new functionality important for modeling the industry's most sophisticated properties. In release 4.5, JasperGold also includes improved initialization performance for easier formal analysis and automatic property grouping for faster proofs.
In release 4.5, JasperGold delivers high-leverage, low-effort formal verification by deploying Jasper's unique Proof Accelerators(TM), Lossless Abstractions(TM), and patented Formal Scoreboard(TM), which provide more robust performance, increased ease-of-use and unmatched end-to-end proof capacity. These three powerful extensions complement JasperGold's unique Design Tunneling(TM) Architecture to dramatically improve formal verification performance while maintaining design integrity and simplifying coding requirements. Pre-defined formal-optimized generic algorithms are provided for common, hard-to-model design constructs such as data transport blocks, FIFOs, memories, etc. Jasper Proof Accelerators simply "plug-in" to an existing design, driving greater performance while still maintaining design integrity, since the RTL design is never modified. Jasper Lossless Abstractions automatically reduce proof complexity for counters and other constructs while retaining all information required for full verification of the design. Jasper's Formal Scoreboard is a unique, patented algorithm enabling the industry's only end-to-end full proof capability for data integrity properties.
"With its liveness property support, greater performance and powerful new modeling features, JasperGold v4.5 delivers sophisticated formal verification capabilities while minimizing the effort to attain high-leverage results," stated Craig Cochran, vice president of marketing at Jasper Design Automation. "These new capabilities have been driven by real-world deployment within our customers' verification environments, in turn propelling the company's methodology and technology development to make Jasper the leader in successful deployment of formal verification."
Pricing and Availability
JasperGold Verification System v4.5 is currently available. Call +1.650.966.0245 for complete details.
About Jasper Design Automation
Jasper Design Automation, a privately-held Electronic Design Automation (EDA) company with a mission of making full formal IC verification a competitive advantage for its customers, is the leader in successful deployment of formal solutions in production verification environments. The company's flagship product, JasperGold Verification System, is the first verification product to deliver complete "deep formal" systematic verification, ensuring correctness where it matters most. JasperGold formally verifies that complex IC design blocks meet high-level requirements defined in their specifications, and also pre-verifies IP blocks for use under all use modes, without any testbench development. JasperGold Express, Jasper's formal ABV solution, provides the industry's leading "light formal" solution, complementing simulation-based approaches by accelerating bug hunting as well as coverage attainment. The JasperGold family quickly isolates bugs with a fast, static debugging capability, and then proves the absence of bugs, trimming design schedules. For further details on how to ensure guaranteed correctness where it matters most, please visit http://www.jasper-da.com.
|
Related News
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
- Jasper Design Automation Releases JasperGold Apps to Solve Tough Challenges and Improve Productivity Throughout the Design and Verification Flow
- Magma Announces Quartz iPOP Initiative -- Delivers "Improved Productivity, Operability and Performance" for Faster, Higher Capacity Physical Verification
- IEEE Ratifies SystemC 2.1 Standard for System-Level Chip Design; IEEE(R) 1666 Allows Faster System-on-Chip Design, Intellectual Property Exchange
- Companies Band Together in Support of Electronic System-Level (ESL) Design and Verification at Upcoming Design Automation Conference
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |