Evatronix joins OCP-IP to provide designers with better design reusability and faster time-to-market
Update: Cadence Completes Acquisition of Evatronix IP Business (Jun 13, 2013)
Gliwice & Bielsko-Biala, Poland & Portland, OR, USA, October 19th 2007 - Evatronix SA, the silicon Intellectual Property (IP) provider, and Open Core Protocol International Partnership (OCP-IP) announced today that Evatronix has upgraded its membership from a participant to an OCP-IP community member status. Evatronix plans to extend application of OCP-IP standards in its IP cores, providing an interface which will allow customers to seamlessly integrate Evatronix’ products in their applications.
OCP International Partnership promotes and supports Open Core Protocol as an industry standard for SoC design community to address problems relating to design, verification and testing which are common to IP core reuse in SoC products. This complete socket standard ensures rapid merging of interoperable virtual components in complex integrated systems.
“The verification tools and support Evatronix receives from OCP-IP as its member definitely help us to ensure strict compliance of our IP core interfaces to the OCP standard. Company’s strategic commitment to its customers is to allow smooth integration of our IP cores into SoCs in which they are used” said Wojciech Sakowski, Evatronix co-President. “This is what OCP is about - it makes IP cores easily adoptable to various on-chip bus architectures. Our NANDFLASH controller core version equipped with OCP socket, which will confirm our endorsement to OCP, will be available for licensing in the first quarter of 2008.” he concluded.
“We are pleased to see a new IP developer that adopts and supports OCP and to welcome Evatronix to our community,” said Ian Mackintosh, President of OCP-IP.
“OCP plays a major role as an IP core interface because it enables SoC designers to integrate IP blocks into their applications in a fast and effective way, which is essential to keep up with the market growth as well as ever-shortening time-to-market.”
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia, Texas Instruments, Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit semiconductor industry consortium delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. For additional background and membership information, visit http://www.OCPIP.org
About Evatronix
Evatronix SA, headquartered in Bielsko-Biala, Poland, founded in 1991 develops electronic virtual components (IP cores) along with complementary software and supporting development environments. The company also provides electronic design services. Its main design office location, Gliwice (Poland), guarantees easy access to the pool of talented graduates from the Silesian University of Technology. Evatronix IP cores are available worldwide through the sales channels of its strategic distribution partner CAST, Inc. (New Jersey, USA). In the EU countries (excluding UK) and in Switzerland Evatronix operates a direct sales channel. Design services are offered directly by Evatronix world wide. To find out more information on the company and its product portfolio visit the company’s web site at http://www.evatronix.pl.
|
Related News
- Virage Logic Delivers Faster Time-to-Market, Lower Test Costs, Smaller Area and Better Yield with Third-Generation STAR Memory System(TM)
- ARM Announces SPIRIT Support For ARM RealView Tools With MaxSim Technology To Accelerate Time-To-Market For SoC Designers
- LogicVision Debuts Easy to Use Nanometer Test Solution for Higher Yield Quality, Lower Cost-of-Test and Faster Time-to-Market
- Synopsys Joins OCP-IP Governing Steering Committee
- Xilinx Teams With Industry Leaders to Accelerate Time-to-Market With Virtex-5 LXT FPGA Solutions for PCI Express
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |