Evatronix adds an ATAIF Software Driver to its configurable ATAIF Host Controller IP
Update: Cadence Completes Acquisition of Evatronix IP Business (Jun 13, 2013)
The new driver complements Evatronix' hardware controller IP to provide customers with a fast and effective integration with any operating system.
Gliwice & Bielsko-Biala, Poland, October 24th 2007 - The silicon Intellectual Property (IP) provider, Evatronix SA announced today availability of a software driver for its ATAIF – an ATA host controller IP core. This solution allows users to smoothly integrate Evatronix IP core with file management system and to focus on high-level software design, while reducing the time needed to interface their system to a hard disk drive or other nonvolatile memory devices compatible with IDE specification.
ATAIF driver is a complete software package designed to provide the user with a full access to the functionality provided by Evatronix ATAIF host controller. It allows for an easy access to Mass Storage Devices through ATA/ATAPI 6 protocol. The driver can set the ATAIF host to every PIO, MDMA and Ultra-DMA transmission mode of up to 133 MB/s. Support for an internal DMA controller and a minimal memory footprint significantly increase its functionality.
“Initially developed for demonstration and testing of our ATAIF virtual component, the driver together with the IP core now became a fully functional product, which will be offered as a complete ATAIF solution” said Wojciech Sakowski, Evatronix co-President. “It is intended for usage in a wide range of applications due to its flexibility and the ease of integration into systems based on different processors and that run different operating systems. Both: Micrium uC/FS and eCos/FAT systems were effectively implemented on Evatronix EB-5 evaluation board, containing our C68000 processor core and using our ATAIF solution. Such tested compatibility with real-time OS proves the value of our solution, especially for industrial applications.”
Simple API interface of the ATAIF driver consists of four functions: APIInit, APIRead, APIWrite, APICatchError and allows users to build their own applications without the detailed knowledge of the ATAIF controller hardware. An optional error control module uses defined macros to identify errors with unique error code and to provide users with a detailed error descriptions. Therefore any potential software or hardware faults can be spotted by the user at an early stage of debugging process.
ATAIF driver supports simultaneous operations for both master and slave device channels. It is designed to operate in a pooling mode, however functions that demonstrate interrupt support are available as well.
Availability
An ATAIF software driver as well as an ATAIF hardware controller are available now from Evatronix and its distributors as an add-on to the company ATA host controller core (ATAIF).. Evaluation environment based on the EB5 prototyping board is available to interested parties. The reference designs that show integration of our ATAIF driver with uC OS II and eCoS file systems are available for ATAIF core licensees free of charge.
About Evatronix
Evatronix SA, headquartered in Bielsko-Biala, Poland, founded in 1991 develops electronic virtual components (IP cores) along with complementary software and supporting development environments. The company also provides electronic design services. Its main design office location, Gliwice (Poland), guarantees easy access to the pool of talented graduates from the Silesian University of Technology. Evatronix IP cores are available worldwide through the sales channels of its strategic distribution partner CAST, Inc. (New Jersey, USA). In the EU countries (excluding UK) and in Switzerland Evatronix operates a direct sales channel. Design services are offered directly by Evatronix world wide. To find out more information on the company and its product portfolio visit the company’s web site at http://www.evatronix.pl.
|
Related News
- Evatronix Announces a Software Driver that Supports its ONFi 2.2 compatible NAND Flash Memory Controller
- New MIPI SDCA Specification Simplifies Audio Software Architecture and Driver Requirements, Optimizing Integration of Audio Devices into Open Host Platforms
- USB 3.1 Device & Host Controller IP Cores with highly configurable design for Superspeed data transfers in all kinds of advanced SoCs is available for immediate licensing
- Evatronix Adds the SDLL NAND Flash PHY IP to Its Memory Controller IP Portfolio
- Evatronix Introduces the World's Fastest SD/SDIO/MMC Host Controller
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |