ARC Wins Cadence Design Systems' "Collaboration Award" For the Second Consecutive Year
Recognition Underscores ARC's and Cadence's Ongoing Successes in Low-Power Product Development and International Joint Marketing
ST. ALBANS, England, October 29, 2007 - - ARC International (LSE: ARK) today announced that Cadence Design Systems, Inc. (NASDAQ: CDNS) again has recognized ARC with the "Collaboration Award" for Excellence in Joint Marketing. This is the second year in a row that the electronic design automation leader bestowed the Joint Marketing award on ARC, which was presented by Cadence CEO Mike Fister at the recent 2007 Cadence Partners Event. ARC also was a finalist in two of the other three Cadence Collaboration Award categories, which demonstrates the growing relationship between the two companies and underscores the impact their jointly optimized solutions are having with mutual customers globally.
Lowering SoC Power Consumption
Throughout 2007 ARC engineers have worked closely with Cadence technical teams in the UK and the U.S. on joint development projects to dramatically reduce power consumption of next-generation system on chips (SoCs). The initial results include ARC's recently introduced "Energy Pro" technology and development tools that work seamlessly with the new Cadence Low-Power Solution, a power-optimized version of the Encounter Platform. These solutions integrate ARC's advanced power-management technologies and leverage the Common Power Format (CPF)-enabled reference flow that is based on the Cadence® Low Power Solution. CPF 1.0 is now available as an Si2 standard to the industry at large. A free brochure, "Low Power RDM for Energy PRO Technology" with details on this new solution is downloadable at http://www.arc.com/documentation/productbriefs.html.
"Cadence is pleased to recognize ARC once again as a model member of the Cadence OpenChoice IP program for their extraordinary marketing and collaboration efforts in 2007," said Michael Horne, group director, Industry Alliances at Cadence. "Building upon our deep technical collaboration around low power with the integration of SoC Encounter into ARChitect, ARC and Cadence have been partners in educating engineering teams and building broad awareness of our joint solutions that help accelerate our customers' time to market. We applaud ARC's leadership in low-power technology and commitment to working closely with Cadence."
Excellence in Joint Marketing
Over the past year ARC and Cadence also have aggressively partnered in a wide range of worldwide co-marketing activities. These engagements have helped educate SoC designers on the low power benefits of ARC's configurable processors and subsystems, and Cadence reference design methodologies that are optimized for ARC. These activities include:
-
Cadence marketing director Erez Tsur keynotes at ConfigCon™ Israel to a packed audience and details the joint development work ongoing between the two companies. Click here for presentation.
-
ARC engineering manager Colin Holehouse participates in a technical discussion on ARC/Cadence low power solutions at Cadence-sponsored industry panel at the DATE European conference,
-
ARC announces how joint ARC/Cadence customer NemeriX has standardized its ongoing development efforts on the ARC® 600 configurable core family to create GPS chipsets. The NemeriX solution uses Cadence's Encounter digital IC platform to reduce power consumption of its ARC-Based™ design by close to fifty percent. Click here for press release.
-
Cadence regional marketing managers present details of the Encounter LP/CPF solution at ConfigCon Taiwan.
-
ARC engineering manager Colin Holehouse unveils new details of the companies' jointly developed low power solutions at the DAC conference. Click here for press release.
-
ARC sponsors the CDNLive! Silicon Valley developers conference and launches its new "Energy PRO" technology in collaboration with Cadence. Click here for press release.
-
ARC and Cadence jointly develop a technical brief covering the details of the new Energy PRO technology and newly optimized Cadence Low-Power Solution.
-
ARC engineering manager Colin Holehouse presents data on how the jointly optimized ARC/Cadence solution dramatically lowers the power consumption of SoCs at the CDNLive! EMEA developers conference.
-
ARC participates in OpenChoice IP Catalog updated with 13 new ARC entries
-
Cadence regional marketing managers exhibit and present at ConfigCon Shanghai.
-
ARC marketing manager Gagan Gupta leads a discussion on low power SoC design and participates on an industry panel at the Portable Design Conference.
-
ARC solution architect Peter Wells will co-present details on the Energy PRO solution at an upcoming Cadence Webinar November 7th, 2007.
-
ARC marketing manager Gagan Gupta will participate on a senior industry panel sponsored by Cadence at the FSA Semiconductor Leaders Forum Taiwan.
-
Cadence corporate vice president Aurangzeb Khan will deliver a keynote at ConfigCon Silicon Valley December 4th, 2007 talking about "Visions of Mobile Video Telephony: Drivers of Technology and Business Collaboration."
-
ARC marketing manager Gagan Gupta will deliver a keynote and participate on an industry panel at the Design & Reuse Conference December 5th, 2007.
ARC International is the world leader in configurable media subsystems and CPU/DSP processors. Used by over 140 companies worldwide, ARC's configurable solutions enable the creation of highly differentiated system-on-chips (SoCs) that ship in hundreds of millions of devices annually. ARC's patented subsystems and cores are smaller, consume less power, and are less expensive to manufacture than competing products.
ARC International maintains a worldwide presence with corporate and research and development offices in Silicon Valley and St. Albans, UK. For more information visit www.ARC.com. ARC International is listed on the London Stock Exchange as ARC International plc (LSE: ARK).
|
Related News
- Synopsys Wins TSMC's 2012 "Interface IP Partner of the Year" Award
- Atrenta's SpyGlass Wins Prestigious "LSI Design of the Year" Award
- Alphawave Semi Wins Fifth Consecutive TSMC OIP Ecosystem Forum Partner of the Year Award
- Weebit Nano's ReRAM IP Awarded "Embedded Solution Product of the Year" in the Electronic Industry Awards
- CEVA's NeuPro Family of Edge AI Processors Wins "Digital Semiconductor Product of the Year" at Elektra Awards 2018
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |