SD/SDIO/MMC Slave Controller IP Core Enables High Performance SD and MMC Card Design
The slave controller facilitates the design of SD memory, SDIO and Multi-Media (MMC) cards and reduces the development time of any SD and MMC device projects. By using this IP core, customers no longer have to spend time on handling the SD or MMC bus protocol since such function is provided by the core. This allows our customers to focus primary on the added value of their products.
Ready to be integrated into an FPGA or ASIC, this controller handles the SD and MMC bus protocol on the card interface side and forward the request from the host to the user interface as simple memory read and write accesses. The core contains the standard SD and MMC register set and the core process register accesses locally, freeing the user logic from such house keeping tasks.
This IP core supports the latest SD and SDIO specification (version 2.0) and the latest MMC specification (version 4.2) for up to 8-bit data transfer. Many advanced features such as high capacity (SDHC), high speed mode, suspend and resume, SDIO and MMC Interrupt, SD Combo card, and multi-function card are supported. This slave controller core contains internal data buffer to improve data bandwidth and simplifies user logic design. The buffer size can vary from 1Kbytes to 32K bytes according to customer’s need.
For more information about the SD/SDIO/MMC slave controller core, please visit
http://www.eurekatech.com/products/peripheral/default.htm
About Eureka Technology
Eureka Technology Inc. is a leading intellectual property (IP) provider for ASIC, FPGA and system designers. The company specializes in the integration and customization of standard IP core to meet customer requirements. Eureka offers a wide range of silicon proven system core logic and peripheral function cores for different CPU and bus standards including PowerPCTM, AHBTM, AXITM, PCITM, PCI-XTM, PCI ExpressTM, CardbusTM, SDR/DDR SDRAM, NAND Flash, Secure Digital (SDTM), MMC, CompactFlashTM and PCMCIATM. These IP cores are designed to improve the design time-to-market, eliminate design risks, and reduce development costs for System-on-chip (SoC) designs. Located in Silicon Valley, California, Eureka Technology has pioneered the use of IP cores as a standard methodology in IC design and has licensed hundreds of IP cores to many leading companies in the semiconductor and electronic industries. With customer base in the US, Europe, Japan and other parts of Asia, the company has built many long term business relationships with its customers after their initial successes.
Additional information is available at http://www.eurekatech.com
|
Eureka Technology Hot IP
Related News
- POSEDGE announces Ultra Speed, High Performance, and Low Gate Count SD/SDIO/eMMC Host Controller IP
- SD/eMMC Host and Device Controller IP Cores including matching PHYs with high performance, and high storage capacity available for license to secure your removable and embedded storage
- Arasan Announces Advanced Process Nodes for High Performance SD Card UHS-II Physical Layer Interface
- Evatronix Introduces the World's Fastest SD/SDIO/MMC Host Controller
- Eureka Technology and embWiSe Partners in embedded SD/SDIO solution
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |