TranSwitch Introduces High-Definition Multimedia Interface IP Cores for Digital Video and Audio Applications
SHELTON, CT – November 7, 2007 – TranSwitch® Corporation (NASDAQ: TXCC), a leading provider of carrier-class semiconductor solutions for the converging voice, data and video network, today announced its new HDMI® 1.3 Intellectual Property (IP) cores for high performance digital video and audio applications. The HD-PXL-1.3 transmitter and receiver IP cores extend TranSwitch’s existing offerings in high-performance video interconnect applications and will be sampleable in 90 nm CMOS technology.
“Video is the driver for growth in the emerging converged network and the home is going to be the battleground among wireline, wireless and CATV service providers for the control and ownership of end-users requiring voice, video and data services at home,” said Dr. Santanu Das, president and CEO of TranSwitch. “Home gateway, with different WAN interfaces, will be the mechanism for providing the triple play, cost effective offering of video services being a key requirement. The HD-PXL-1.3 transmitter and receiver cores facilitate the ubiquitous offering of video services in the home environment.
“With these cores, TranSwitch is in a position to supply key technologies, such as xDSL/PON interfaces, Ethernet PHY and MAC, traffic management/QOS, and the HDMI transmitter and receiver IP solutions, for home gateway and other home appliance applications,” continued Das.
The HD-PXL-1.3 transmitter and HD-PXL-1.3 receiver IP cores are available in two versions each. The first version meets all the current HD (High Definition) standards up to 2.25 Gbps. The second version supports serial communications at a speed of up to 3.5 Gbps per channel for extended HD resolutions, with backward compatibility to the first version of 2.25 Gbps.
The transmitter IP core and the DSP-based receiver IP core can run at aggregated speeds of up to 10.5 Gbps and support color depth of up to 16 bits, while providing exceptionally low power consumption and small die size.
“With these IP cores, customers can meet and exceed current market demands with the 2.25 Gbps version, and then drop in the new IP cores seamlessly in the future for higher speed. Both the cores have identical features, interfaces, management, and test capabilities, facilitating later upgrades to improve resolution and color depth,” said Amir Bar-Niv, Vice President for Systems and Applications at TranSwitch Corporation. “This means customers can bring high definition video transmission capabilities to a myriad of devices today and well into the future without incurring internal development costs and time.”
TranSwitch provides a comprehensive package of deliverables to assist customers through all phases of development, design integration and manufacturing of their SoC. This package includes a development platform, as well as all documentation and models of the IP, which allows customers to easily integrate the HD-PXL-1.3 IP cores into complex SoC designs so they can get to market more quickly. TranSwitch’s roadmap in the HDMI area includes offering these cores in 65 nm technology by the second quarter of 2008 and other products as the evolving market demands.
|
Related News
- eInfochips introduces High-Definition Digital Video Processing Board for Texas Instruments DaVinci Technology
- Synopsys Launches DesignWare HDMI 2.0 TX/RX Controller and PHY IP for Ultra High-Definition Multimedia Experience
- TranSwitch Introduces HDwire, The World's Fastest, High Definition Video Panel Interface Solution
- TranSwitch's HDMI 1.4 Technology Selected by Samsung Electronics for Next-Generation High-Definition Televisions
- Xilinx Simplifies Serial Digital Interface Development for High Performance Professional Broadcast Audio and Video Systems
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |