Sidense Achieves Working Embedded OTP at 65nm
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Embedded Non-Volatile Memory IP Ideal for High-Volume, Cost-Effective Solutions
Ottawa, Canada - Nov 12th, 2007 - Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced it has successfully achieved functional embedded NVM at 65nm silicon and will complete full qualification in Q1 of 2008. The initial 65nm offering includes standard/general and low power/leakage processes.
Many high-volume applications are migrating to 65nm and smaller processes. One difficulty chip designers face at these advanced process nodes is finding scalable non-volatile storage solutions. Charge-storage NVM products suffer from data retention issues in standard-logic CMOS process nodes at 65nm and below. Sidense's patented anti-fuse technology does not suffer from these data retention problems and scales to geometries below 45nm.
"Many customers have expressed excitement about our technology, which provides them with a low-power, reliable, and cost-effective path to 65nm, 45nm and beyond," said Xerxes Wania, President and CEO of Sidense. "With our OTP memory IP, our customers can develop competitive products for a broad range of applications."
65nm applications are price sensitive and Sidense’s patented 1T-FuseTM provides the industry’s smallest NVM bit cell, leading to highly cost-effective solutions. Additionally, the technology can be manufactured on a standard-logic CMOS process with no additional masks or process steps.
This latest product offering enhances Sidense’s broad NVM product portfolio, which is currently available from 180nm to 65nm at leading foundries.
About Sidense
|
Related News
- Sidense Demonstrates Working One-Time Programmable (OTP) Bit Cells in TSMC 16nm FinFET Technology
- Embedded OTP Leader Sidense Hires NVM Veteran Humes for Product Engineering VP Position
- Sidense Secure Embedded OTP Enables Encrypted USB Drive
- Sidense OTP Memory IP Enables 65nm Mobile Handset Chip
- Sidense to Deliver OTP Cores in UMC's 90nm and 65nm Process Nodes
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |