New Intel group will drive system-chip design
(12/06/2007 10:30 AM EST)
SAN JOSE, Calif. — Intel has created a new system-on-chip enablement group under Gadi Singer, a veteran executive who has led many high profile projects for the company. The move comes at a time when the company is accelerating efforts both in multicore PC processors as well as a range of SoCs for sockets outside its traditional PC markets.
"Every major element being developed going forward will be done in a way that makes it reusable," said Singer who has at various times led efforts on Pentium, Itanium and cellular processors and been head of design automation software at Intel. "We are defining practices, flows and architectures that will allow plug-and-play across all Intel products," he said of the new group.
Intel is not saying how big the new group is in terms of headcount or budget, but its mandate includes defining interconnects and test standards for silicon blocks and system-in-package devices. Singer and others noted making the SoC shift will not be easy for a company with a long heritage of custom design at the circuit level aiming at top performance.
"Developing something that is highly modular requires more effort which sometimes conflicts with other goals for a project so we do get some push back, but this extra effort is a very worthwhile investment," said Singer. "Going forward having SoC capabilities will be part of our competitiveness," he added.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset