Cadence and ARM Deliver Reference Methodologies for Multicore and Low-Power Devices
SAN JOSE, Calif. and CAMBRIDGE, UK -- December 05, 2007 -- Cadence Design Systems, Inc. and ARM today announced the availability of two new implementation reference methodologies jointly developed by the companies, one for the ARM11™ MPCore™ multicore processor and the other for low-power implementation of the ARM1176JZF-S™ processor, which incorporates ARM® Intelligent Energy Manager (IEM™) technology. These Cadence reference methodologies for the two ARM processors are the result of close collaboration between the two companies, and provide enhanced design solutions to mutual customers designing multicore, low-power devices.
"With the Cadence Low-Power Solution, which includes Encounter RTL Compiler and SoC Encounter GXL, we have been able to exceed performance goals for our ARM processor-based ASIC design efforts," said Ying F. Chang, engineering director, Custom SOC Solutions Engineering, NEC Electronics America. "We applaud the collaboration between ARM and Cadence to deliver flows that will speed and simplify the delivery of lower-power ARM processors."
The ARM11 MPCore multicore processor was the first to feature ARM MPCore multiprocessing technology, which provides a scalable solution for both performance and power management that can address the requirements of multiple designs.
"The reference methodology for the ARM11 MPCore multicore processor provides a high-performance reference flow that offers predictable, low-risk implementation of multiprocessor configurations," said Keith Clarke, vice president of technical marketing at ARM. "Both the ARM11 MPCore processor and low-power ARM1176JZF-S processor flows have been pre-validated with ARM Artisan® Physical IP in order to optimize the implementation of ARM synthesizable processor IP."
The low-power reference methodology for the ARM1176JZF-S processor provides enhanced features required to support IEM technology, which has been shown to reduce CPU energy consumption by more than 60 percent, and supports the Dynamic Voltage and Frequency Scaling (DVFS) hardware technique that IEM technology exploits.
The reference methodologies comprehend the Common Power Format (CPF), which enables the up-front specification of power domains, power modes, level shifting and isolation rules to automate advanced low-power design techniques. The methodologies leverage a wide range of products of the Cadence® Low-Power Solution, including the Cadence SoC Encounter™ RTL-to-GDSII system, Encounter® RTL Compiler with global synthesis, Encounter Conformal® Low Power, and VoltageStorm® power rail analysis.
"These jointly developed reference methodologies offer significant benefits in multiprocessing and power consumption for customers designing the next-generation consumer devices which require performance and superior power management," said Mike McAweeney, vice president, Product Marketing at Cadence. "Use of the reference methodologies by engineering teams helps reduce time to tapeout of customized designs, thereby gaining considerable time-to-market and cost benefits."
ARM and Cadence, a member of the ARM Connected Community, will leverage their extensive experience gained in developing these advanced flows for low-power and multiprocessing applications in the development of new reference methodologies for the latest ARM processors, the Cortex™ A9 processor and the ARM Cortex-A9 MPCore multicore processor. These reference methodologies are planned to be available at the time of the production release of these new processors in the first half of 2008.
About ARM
ARM designs the technology that lies at the heart of advanced digital products, from mobile, home and enterprise solutions to embedded and emerging applications. ARM's comprehensive product offering includes 16/32-bit RISC microprocessors, data engines, graphics processors, digital libraries, embedded memories, peripherals, software and development tools, as well as analog functions and high-speed connectivity products. Combined with the company's broad Partner community, they provide a total system solution that offers a fast, reliable path to market for leading electronics companies. More information on ARM is available at http://www.arm.com.
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence® software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,300 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
- Artisan and Cadence Collaborate to Optimize Low-Power Chip Design; New Library Views Support Next-Generation Low Power Devices
- Cadence and Arm Deliver First SoC Verification Solution for Low-Power, High-Performance Arm-Based Servers
- TI's multicore software development kit extended to low-power DSP + ARM devices
- Cadence Collaborates with UMC to Deliver 65nm CPF-Based Low-Power Reference Design Flow
- ARM, Renesas Technology and Synopsys Define Industry's First Low-Power Verification Methodology
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |