Cadence Joins the HyperTransport Consortium
Adds Industry's Lowest Latency Interconnect to IP Core Arsenal
SUNNYVALE, Calif. -- December 05, 2007 -- Garnering support from one of the industry’s leading innovators in electronic design automation (EDA), the HyperTransport™ Technology Consortium today announced that Cadence Design Systems, Inc. (NASDAQ:CDNS) has joined the Consortium. Cadence plans to offer the industry’s lowest latency, customizable HyperTransport 3.0 interconnect PHY cores as part of its Cadence Services business, making them accessible to customers in a wide range of markets including consumer electronics, networking and telecommunications equipment and computer systems.
“Our goal is to empower designers to create leading-edge integrated circuits, boards and systems through our industry-leading EDA technologies and services,” said Tim Henricks, vice president for Services at Cadence. “Our customers recognize the significant performance advantages that the HyperTransport interconnect offers, and our Consortium membership ensures we provide them with proper validation tools and technologies required to meet their performance and ease-of-design needs.”
HyperTransport 3.0, the latest version of the HyperTransport interconnect standard, extends the dual data rate (DDR) maximum clock to 2.6 GHz, and delivers a maximum aggregate bandwidth of 41.6 Gbps. The standard is being widely adopted by manufacturers, and has helped the standard reach considerable market presence and success.
“We welcome Cadence as a new Consortium member, and look forward to working with them to extend the roster of HyperTransport-based IP and system design solutions available to the industry,” said Mario Cavalli, general manager of the HyperTransport Consortium.“ The addition of this high-profile EDA company to our membership roster validates the tremendous value and momentum behind the HyperTransport standard."
About the HyperTransport™ Technology Consortium
The HyperTransport Technology Consortium is a membership-based, non-profit organization that licenses, manages and promotes HyperTransport Technology. The HyperTransport Consortium was founded in 2001 by leading technology innovators like AMD, Apple, Broadcom, Cisco, NVIDIA, PMC-Sierra and Sun Microsystems and counts on more than 50 industry-leading member companies worldwide, including Dell, HP and IBM. Membership is based on a yearly fee and it is open to companies interested in licensing the royalty-free use of HyperTransport technology and intellectual property. Consortium members have full access to the HyperTransport technical documents database, they may attend Consortium meetings and events and may benefit from a variety of technical and marketing services, including the new, member-driven web portal, whose business benefits are part of a wide array of services offered by the Consortium free of charge to member companies.
To learn more about member benefits and how to become a Consortium member, please visit the Consortium Web site at www.hypertransport.org.
|
Cadence Hot IP
Related News
- HyperTransport Consortium Maintains Interconnect Performance Leadership with New 3.0 Specification
- Cadence Expands Proven NAND Flash Design IP Offering With ONFI 3 PHY and Controller
- JMicron Technology Corp Develops Serial ATA II (3.0 Gpbs) PHY Core on UMC's 90nm G and 90nm SP Processes
- JMicron Develops Serial ATA II (3.0 Gbps) PHY Core on UMC's 0.13 Micron Process
- proteanTecs Joins UCIe™ (Universal Chiplet Interconnect Express™) Consortium to Advance 2.5D/3D Interconnect Monitoring
Breaking News
- Allegro DVT Acquires Vicuesoft to Build a Worldwide Leader in Video Codecs Compliance and Analysis Solutions
- Axelera AI and Kudelski IoT Partner for Next-Generation Edge Intelligent Ecosystem
- CAST and Shikino High-Tech Partner to Expand Silicon IP Offerings and Market Reach
- BOS Semiconductors Signed Development Contract for ADAS Chiplet SoC with an European OEM
- Kudelski IoT and u-blox collaborate to bring advanced security to autonomous driving, drones and agricultural applications
Most Popular
- How AI Will Define the Next Silicon Supercycle
- Weebit Nano fully qualifies ReRAM module to AEC-Q100 for automotive applications
- Synopsys Introduces Virtualizer Native Execution on Arm Hardware to Accelerate Software-defined Product Development
- Arm vs. Qualcomm: The Legal Tussle Continues
- Tenstorrent and UnsungFields Announce Strategic Technology Alliance
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |