Altera Zeros Out Power With New MAX IIZ CPLDs for Portable Applications
Minimizes Power, Space and Cost
San Jose, Calif., December 10, 2007—Expanding its low-power portfolio of programmable logic solutions, Altera Corporation today announced the new, zero-power MAX® IIZ CPLD designed specifically to address the power, package and price constraints of the portable applications market. Offering a resource advantage of up to six times the density and three times the I/Os compared to competing traditional macrocell-based CPLDs, MAX IIZ devices allow designers to meet changing functional requirements at the same or lower power while saving board space. Adding zero-power and ultra-small packages to the most popular CPLD series in the industry, the MAX IIZ devices deliver the many benefits of CPLDs—including flexibility, faster time to market, and board-level integration—to handsets and other portable applications.
“The introduction of MAX IIZ devices is an exciting extension of Altera’s power-conscious product portfolio,” said Luanne Schirrmeister, director of marketing, low-cost products at Altera. “From smart phones to portable media players, designers of today’s portable applications need the ability to differentiate their products for market success, without increasing power or form factor. As a result, we optimized MAX IIZ devices to offer the best combination of zero power, small package,and low cost.”
Features and Benefits of MAX IIZ CPLDs
MAX IIZ devices are available in densities of 240 and 570 logic elements (LEs). The devices are available in ultra-small MBGA packages with up to 160 I/Os. This increased logic density and greater I/O count allow greater integration of existing functions from other devices, substantially reducing board space and power consumption while lowering overall system costs.
MAX IIZ devices break through the power, space and cost limitations of traditional macrocell-based CPLDs by combining non-volatility and instant-on performance with an innovative look-up table (LUT) logic structure. The devices utilize a 0.18-micron process, 1.8V core voltage and 6-metal-layer flash to provide both high functionality and zero-power consumption in a single device. The advanced system features of MAX IIZ CPLDs , such as user flash memory, an internal oscillator, cost optimization, greater density, smaller packages and lower power consumption, far surpass those of all traditional macrocell-based CPLDs.
For more information on MAX IIZ devices, visit www.altera.com/b/maxiiz. For more information on MAX IIZ devices in portable applications, visit www.altera.com/b/maxiiz-portable.
Altera Low-Power Portfolio
Altera offers a complete line of low-power solutions. With industry-leading low-power performance in the Altera® Stratix® III and Cyclone® III FPGAs, HardCopy® structured ASICs and MAX IIZ CPLDs, Altera’s devices are used in a wide range of power-conscious applications, such as high-performance computing, military radios, mobile phones and digital consumer products.
Software Support
MAX IIZ devices are supported by free Quartus® II Web Edition software version 7.2, SP1. With this new version of the easy-to-use Quartus II software, Altera delivers the lowest development cost and fastest time to design completion to ensure a smooth and successful design flow. The Quartus II software also integrates seamlessly with all leading third-party synthesis and simulation tools. Customers can download the subscription edition and web edition of the Quartus II software at www.altera.com/download.
Pricing and Availability
Production-qualified MAX IIZ EPM240Z M68 devices will begin shipping in the first quarter of 2008 at US$1.25 in high volumes. All MAX IIZ devices will be shipping in production by the second quarter of 2008. Additionally, over 20 MAX IIZ design examples, enabling designers to quickly and cost effectively create and customize their designs, are available at www.altera.com/max2example. The MAX IIZ demo board will be available by the second quarter of 2008.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera Expands Into Portable Market With Lower Cost, Lower Power MAX II CPLDs
- Industry's Lowest Cost CPLD Available Now; Altera Moves MAX II CPLDs into Production
- Altera’s New MAX II CPLD Family Delivers Dramatic Reduction in Cost and Power Consumption
- Altera Rolls Out New, Easy-To-Use Arria V Early Power Estimator Tool
- Altera Maximizes Its CPLDs by Enhancing the MAX II Family
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |