English
TSMC Reports Foundry's First 32-Nanometer Technology with Functional SRAM
Hsinchu, Taiwan, R.O.C. – December 11, 2007 – Taiwan Semiconductor Manufacturing Company (TSE: 2330, NYSE: TSM) today announced it has developed the first 32-nanometer (nm) technology that supports both analog and digital functionality. The company made its announcement through a paper presented at today’s IEEE International Electron Devices Meeting in Washington, DC. The paper also revealed that the company had proven the full functionality of the 2Mb SRAM test chip with the smallest bit-cell at the 32nm node.
This leading edge technology is optimized for low power, high density and manufacturing margins with optimal process complexity. Low power technology integrated with high density SRAM, low standby transistors, analog and RF functions, and copper and low-k interconnects is ideal for system on chip (SoC) devices targeted in mobile applications. TSMC plans to provide complete digital, analog and RF functions, and high density memory capabilities at 32nm node.
Noteworthy in the announcement is the fact that this is the first 32nm low-power technology that did not have to resort to high-k gate dielectric and metal gates to achieve its performance characteristics. In addition, a 0.15um² high density SRAM cell has been realized by 193nm immersion lithography using double patterning approach.
“With this announcement, TSMC continues to lead the industry by pushing the boundaries of advanced technology,” said Dr. Jack Sun, vice president R&D, TSMC. “The achievement made at 32nm technology node is yet another testimony to our long-term investment and commitment in advanced technology development to help our customers bring their leading-edge products first to market.”
About TSMC
TSMC is the world’s largest dedicated semiconductor foundry, providing the industry’s leading process technology and the foundry industry’s largest portfolio of process-proven libraries, IP, design tools and reference flows. The Company’s total managed capacity in 2006 exceeded seven million (8-inch equivalent) wafers, including capacity from two advanced 12-inch GigaFabs, four eight-inch fabs, one six-inch fab, as well as TSMC’s wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com
This leading edge technology is optimized for low power, high density and manufacturing margins with optimal process complexity. Low power technology integrated with high density SRAM, low standby transistors, analog and RF functions, and copper and low-k interconnects is ideal for system on chip (SoC) devices targeted in mobile applications. TSMC plans to provide complete digital, analog and RF functions, and high density memory capabilities at 32nm node.
Noteworthy in the announcement is the fact that this is the first 32nm low-power technology that did not have to resort to high-k gate dielectric and metal gates to achieve its performance characteristics. In addition, a 0.15um² high density SRAM cell has been realized by 193nm immersion lithography using double patterning approach.
“With this announcement, TSMC continues to lead the industry by pushing the boundaries of advanced technology,” said Dr. Jack Sun, vice president R&D, TSMC. “The achievement made at 32nm technology node is yet another testimony to our long-term investment and commitment in advanced technology development to help our customers bring their leading-edge products first to market.”
About TSMC
TSMC is the world’s largest dedicated semiconductor foundry, providing the industry’s leading process technology and the foundry industry’s largest portfolio of process-proven libraries, IP, design tools and reference flows. The Company’s total managed capacity in 2006 exceeded seven million (8-inch equivalent) wafers, including capacity from two advanced 12-inch GigaFabs, four eight-inch fabs, one six-inch fab, as well as TSMC’s wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com
|
||||||
Related News
- TSMC Reports Foundry's First 28 Nanometer Low Power Platform Technology with Fully Functional 64Mb SRAM
- Renesas Technology Develops Promising Technology for Implementing On-Chip SOI SRAM of 32-Nanometer Generation and Beyond
- Toshiba and NEC Electronics Announce Joint Development of 32-nanometer System LSI Process Technology
- Infineon, IBM, Chartered, Samsung, Freescale Expand Technology Agreements - Alliance Partners Will Collaborate to Develop and Manufacture Advanced 32-Nanometer Semiconductors
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |