Lattice Delivers Industry's Fastest QDR II/II+ Memory Controller Support
HILLSBORO, OR - DECEMBER 12, 2007 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced industry-leading FPGA-based support for Quad Data Rate (QDR) II/II+ memory devices. The LatticeSC™ and LatticeSCM™ FPGA families now support QDRII/II+ rates up to 750Mbps. The high-speed QDR II and QDR II+ memory controller IP (intellectual property) is implemented in Lattice’s unique and low power Masked Array for Cost Optimization (MACO™) structured ASIC technology.
“We are pleased to announce our partnership with Cypress Semiconductor Corporation,” said Stan Kopec, Lattice corporate vice president of marketing. “Our high-speed support for QDR II/II+ memory controllers provides our customers with the industry’s fastest programmable interface to Cypress’ next generation QDR II/II+ memory devices. The LatticeSCM MACO memory controllers are a low risk, proven solution that delivers a higher level of performance than other FPGA solutions, while also reducing time to market for our users: another example of Lattice's ‘More of the Best’ philosophy.”
“We are pleased to work with Lattice Semiconductor to support our next generation QDR II+ memory devices,” said Bruce Barbara, SRAM marketing director for Cypress. “The Lattice memory controllers provide our customers with an excellent programmable platform to take advantage of our fastest QDR II+ devices.”
The Quad Data Rate II+ memory devices are the latest members of the QDR SRAM memory family and allow data rates above 250 MHz. These new SRAMs are ideal for high-bandwidth, low latency applications. The read and write ports run independently and allow designers to maximize bandwidth without having to worry about the bus contention issues that are typical with other memory devices. The high bandwidth and low latency characteristics of the QDR II+ memories make them ideal for high-bandwidth applications in which they serve as the main memory for look-up tables, linked lists and controller buffer memory. These are used extensively in next generation switch and router platforms.
Lattice’s unique MACO embedded structured ASIC blocks are available on LatticeSCM FPGA devices and deliver pre-engineered, standard-compliant IP functions developed by Lattice to shorten end-system time to market. Unlike the soft IP cores commonly used with FPGAs, the MACO IP functions are embedded into the devices, and there is no distinct IP license fee associated with their use. These enhanced memory controllers provide the industry’s fastest programmable memory interfaces supporting next generation QDR II and QDR II+ memory devices, as well as DDR I/II and RLDRAM I/II memory devices. Lattice’s ispLEVER® version 7.0 software design tool suite supports a complete HDL-based design and verification flow for LatticeSCM devices, as well as other Lattice leading-edge programmable device families.
About the LatticeSC/M FPGA Family
The Extreme Performance™ LatticeSC family is designed to provide the unsurpassed performance and connectivity that is essential for high-speed applications. Fabricated on Fujitsu’s 90nm CMOS process technology utilizing 300mm wafers, LatticeSC FPGAs are packed with features that accelerate chip-to-chip, chip-to-memory, high-speed serial, backplane and network data path connectivity.
Integrated into the LatticeSC devices are high-channel count SERDES blocks supporting 3.8Gbps data rates, PURESPEED™ parallel I/O providing industry-leading 2Gbps speed, innovative clock management structures, FPGA logic operating at 500MHz and massive amounts of block RAM. Lattice’s unique MACO embedded structured ASIC blocks also are available on the LatticeSCM devices, delivering pre-engineered, standard-compliant IP functions such as SPI4.2, Ethernet MAC and PCI Express control functions developed by Lattice to shorten end-system time to market.
About Cypress
Cypress delivers high-performance, mixed-signal, programmable solutions that provide customers with rapid time-to-market and exceptional system value. Cypress offerings include the PSoC® Programmable System-on-Chip™, USB controllers, general-purpose programmable clocks and memories. Cypress also offers wired and wireless connectivity solutions ranging from its WirelessUSB™ radio system-on-chip, to West Bridge™ and EZ-USB® FX2LP controllers that enhance connectivity and performance in multimedia handsets. Cypress serves numerous markets including consumer, computation, data communications, automotive, industrial and solar power. Cypress trades on the NYSE under the ticker symbol CY. Visit Cypress online at www.cypress.com.
About Lattice Semiconductor
Lattice Semiconductor Corporation provides the industry's broadest range of Programmable Logic Devices ( PLD), including Field Programmable Gate Arrays ( FPGA), Complex Programmable Logic Devices ( CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products.
Lattice continues to deliver "More of the Best" to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile and low-cost FPGAs.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit http://www.latticesemi.com
|
Related News
- Lattice Delivers Industry's Fastest RLDRAM I/II Memory Controller Support
- Lattice Delivers Industry's Fastest Memory and HyperTransport Technology I/O
- Northwest Logic's Expresso 4.0 Controller Core and Fidus Systems' Zynq UltraScale+ Platform demonstrates PCIe 4.0 Support
- Altera's Industry-proven Quartus II Software Delivers Up To 4X Faster Compile Times; Expands Support for 28-nm FPGAs
- Altera's Quartus II Software Version 11.1 Delivers Arria V and Cyclone V FPGA Support and Productivity Improvements
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |