English
TSMC Unveils New 65-Nanometer Mixed-Signal and RF Tool Qualification Program
Increases Electromagnetic Simulation Accuracy for High Frequency, High Speed Design
Hsinchu, Taiwan, R.O.C. -- December 13, 2007 -- Taiwan Semiconductor Manufacturing Company, Ltd. today unveiled a comprehensive Electromagnetic (EM) Tool Qualification Program that drives its Design Service Ecosystem partners to ensure greater accuracy of EM simulators and extractors used in applications such as high-speed digital clock circuits and high-frequency mixed-signal RF designs.
Targeting TSMC’s 90 and 65 nanometer (nm) process technologies, the program improves device model accuracy, supports a wider selection of qualified EM tools, significantly reduces customer EM tool evaluation efforts, lowers the risk and eases adoption of TSMC advanced process technologies.
Typically, high frequency circuit designers select a set of devices, such as inductors, to be included in their design, and evaluate different EM simulators from different tool vendors, trying to match EM simulator data to silicon measurements provided by foundry. Most of the time , the results are different due to the variability of the process data, and the wide variety of different test devices. Through the EM Tool Qualification Program, TSMC provides EM tool vendors a standardized set of devices and silicon measurements, and a unified technology file for extraction and modeling, thus eliminating the data inconsistency, reducing tool evaluation time and improving design accuracy. This is especially significant in nanometer RF designs where obtaining accurate device models at high frequency has created the bottleneck for first pass design success.
As part of the EM Tool Qualification Program, TSMC developed, and silicon-verified, a set of commonly used spiral inductors and provides the devices and the process data to EM tool vendors to verify the tool accuracy and ability to match silicon data. Once qualified, a tool qualification report is generated and posted on TSMC-Online, TSMC’s customer portal for designers to download and review. Multiple EDA partners participate and are being qualified in the program including Agilent, Ansoft, Cadence, Helic, Integrand, Lorentz, OEA, Silvaco, and Zeland.
“Continuing to deliver on our commitment to provide more accuracy, TSMC is the first foundry to proactively work with multiple EDA vendors to create and qualify interoperability between the high frequency EM simulation technologies and the foundry’s advanced processes,” said Tom Quan, deputy director, Design Service Marketing at TSMC. “The program is part of our Active Accuracy Assurance (AAA) initiative previously launched, and provides designers the ability to select qualified EM tools to match their design needs, improve compliance with TSMC processes, and ensure design accuracy for first time silicon success. The program today focuses on individual point tools, but will expand to include EM tool interoperability within the full mixed-signal and RF design flow.”
About TSMC Active Accuracy Assurance Initiative
TSMC AAA initiative is a broad-based program that encompasses all components of the design ecosystem. It provides standards of accuracy to all TSMC partners, including EDA vendors, IP providers and library developers, and Design Center Alliance (DCA) partners. TSMC applies the same standards to tools, building blocks, and technologies, including TSMC Reference Flow 8.0, design for manufacturing (DFM) tools, process design kits (PDK), design support and backend services.
About TSMC
TSMC is the world's largest dedicated semiconductor foundry, providing the industry's leading process technology and the foundry's largest portfolio of process-proven library, IP, design tools and reference flows. The company operates two advanced twelve-inch wafer fabs, five eight-inch fabs and one six-inch wafer fab. TSMC also has substantial capacity commitments at its wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm and 45nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com
Hsinchu, Taiwan, R.O.C. -- December 13, 2007 -- Taiwan Semiconductor Manufacturing Company, Ltd. today unveiled a comprehensive Electromagnetic (EM) Tool Qualification Program that drives its Design Service Ecosystem partners to ensure greater accuracy of EM simulators and extractors used in applications such as high-speed digital clock circuits and high-frequency mixed-signal RF designs.
Targeting TSMC’s 90 and 65 nanometer (nm) process technologies, the program improves device model accuracy, supports a wider selection of qualified EM tools, significantly reduces customer EM tool evaluation efforts, lowers the risk and eases adoption of TSMC advanced process technologies.
Typically, high frequency circuit designers select a set of devices, such as inductors, to be included in their design, and evaluate different EM simulators from different tool vendors, trying to match EM simulator data to silicon measurements provided by foundry. Most of the time , the results are different due to the variability of the process data, and the wide variety of different test devices. Through the EM Tool Qualification Program, TSMC provides EM tool vendors a standardized set of devices and silicon measurements, and a unified technology file for extraction and modeling, thus eliminating the data inconsistency, reducing tool evaluation time and improving design accuracy. This is especially significant in nanometer RF designs where obtaining accurate device models at high frequency has created the bottleneck for first pass design success.
As part of the EM Tool Qualification Program, TSMC developed, and silicon-verified, a set of commonly used spiral inductors and provides the devices and the process data to EM tool vendors to verify the tool accuracy and ability to match silicon data. Once qualified, a tool qualification report is generated and posted on TSMC-Online, TSMC’s customer portal for designers to download and review. Multiple EDA partners participate and are being qualified in the program including Agilent, Ansoft, Cadence, Helic, Integrand, Lorentz, OEA, Silvaco, and Zeland.
“Continuing to deliver on our commitment to provide more accuracy, TSMC is the first foundry to proactively work with multiple EDA vendors to create and qualify interoperability between the high frequency EM simulation technologies and the foundry’s advanced processes,” said Tom Quan, deputy director, Design Service Marketing at TSMC. “The program is part of our Active Accuracy Assurance (AAA) initiative previously launched, and provides designers the ability to select qualified EM tools to match their design needs, improve compliance with TSMC processes, and ensure design accuracy for first time silicon success. The program today focuses on individual point tools, but will expand to include EM tool interoperability within the full mixed-signal and RF design flow.”
About TSMC Active Accuracy Assurance Initiative
TSMC AAA initiative is a broad-based program that encompasses all components of the design ecosystem. It provides standards of accuracy to all TSMC partners, including EDA vendors, IP providers and library developers, and Design Center Alliance (DCA) partners. TSMC applies the same standards to tools, building blocks, and technologies, including TSMC Reference Flow 8.0, design for manufacturing (DFM) tools, process design kits (PDK), design support and backend services.
About TSMC
TSMC is the world's largest dedicated semiconductor foundry, providing the industry's leading process technology and the foundry's largest portfolio of process-proven library, IP, design tools and reference flows. The company operates two advanced twelve-inch wafer fabs, five eight-inch fabs and one six-inch wafer fab. TSMC also has substantial capacity commitments at its wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm and 45nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com
|
||||||
Related News
- Synopsys Teams With UMC to Port Mixed-Signal Connectivity IP to 90- and 65-Nanometer Process Technologies
- TSMC Unveils New 40/65-Nanometer SPICE Tool Qualification Program
- Synopsys Unveils Industry's First Certified Hi-Speed USB 'On-the-Go' nanoPHY IP for TSMC'S 65-Nanometer Process
- TSMC Unveils First 65-Nanometer Data-Driven DFM Design Ecosystem
- Berkeley Design Automation Enters Analog/RF Mixed-Signal Verification
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |