Ian Barton Joins Silistix as Managing Director of Silistix UK
Silistix is no more in business
Industry Veteran Brings Valuable Complex SoC Design-Team Management Experience to Self-Timed Interconnect LeaderSAN JOSE, CA--Dec 17, 2007 -- Silistix, a leading provider of innovative software for the design of on-chip communications solutions, announced that it has appointed Ian Barton as the company's Managing Director for its Silistix UK, Ltd. Subsidiary. Barton will manage the operations of Silistix's development facility in Manchester, UK.
Prior to accepting the appointment as Managing Director at Silistix, Ian managed design facilities for complex devices across multiple sites at Zetex Semiconductors and Motorola Ltd. He has directed all aspects of designing devices and related software for a broad range of products including new FPGA architectures, DSPs, and ASICs targeted at key end markets including networking and mobile communications.
"Silistix's self-timed interconnect solutions solve a set of obvious chip design problems," notes Ian Barton. "My experience leading a multi-site team designing very large system-on-chip solutions for mobile base-station applications proved that achieving final timing closure with traditional clock-based synchronous interconnect could literally take months, even with state-of-the-art timing-driven tools. The Silistix solution eliminates that time-consuming and expensive headache."
"We are extremely pleased to have Ian join the Silistix team," said David Fritz, Silistix CEO. "His broad background in managing geographically diverse design teams will be critical as we expand our engineering capabilities worldwide to support increasing acceptance of Silistix products and self-timed design. Ian's experience will also be an important factor in providing superlative support to our growing customer base."
About Silistix
Silistix is the leading supplier of on-chip interconnect solutions delivering predictable power, performance and area while cutting overall chip design time and effort. Silistix EDA tools and advanced circuit IP enable design teams to overcome fundamental challenges including global timing closure, clock distribution, power management, and utilization of the latest process technologies while meeting the extreme market pressures of converged consumer electronics products. The company has offices in Manchester, England, San Jose, California, and Tokyo, Japan. For more information on Silistix and its products visit www.silistix.com.
|
Related News
- Brian Philofsky Joins Flex Logix as Senior Director of Solutions Architecture
- Stephane Cordova joins Thalia as Director of Sales Europe
- MosChip Technologies announces its new Managing Director & CEO
- James Mitarotonda Joins Rambus Board of Directors
- Siemens Digital Industries Software appoints new Senior Vice President and Managing Director for Asia Pacific region
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |