English
OCP-IP Announces New Debug Specification
BEAVERTON, Ore. -- January 8, 2008 -- OCP-IP today announced the new debug specification has gone to member review. The specification details an approach to a standardized OCP-bus compliant debug interface. The debug solution, an optional OCP port, implements a debug interface socket that can be added to all cores and IP blocks.
The specification supports a uniform method of on-chip system analysis and access to embedded information at the core, multicore, and systems levels. The debug interface socket defines several layers of extended functionality to address the diverse and increasing debug needs for software, hardware, and mixed SoC prototyping. It is intended to be compatible with other industry standards efforts addressing debug and related on-chip issues.
Work on the specification was completed by the OCP-IP Debug Working Group led by Texas Instruments, HDL Dynamics, MIPS Technologies, and Pixelworks with the close cooperation and welcomed contributions of several other sponsor member companies and other independent organizations.
The document describes an overall debugging framework as the basis of the OCP debug interface. In the same way that the OCP data framework is a functional superset for various bus interfaces and data structures, the OCP debug framework defines an OCP debug interface socket that can connect to a superset of debug solutions, including those developed outside of OCP-IP. The specification loosely defines requirements and a set of debug signals at the OCP socket and fabric levels, leaving much of the specific options for implementation open to IP and tools vendors.
Commercial and licensable instrumentation IP and tools supporting many of the debug socket interface options are available today from OCP-IP members.
Companies wishing to participate in the OCP-IP Debug Working Group are invited to contact admin@ocpip.org. To download a copy of OCP-IP’s white paper discussing the topic of debug, visit http://www.ocpip.org.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia (NYSE:NOK - News), Sonics Inc., Synopsys [SNPS], Texas Instruments (NYSE:TXN - News), and Toshiba Semiconductor Group (including Toshiba America TAEC). OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. For additional background and membership information, visit www.OCPIP.org.
The specification supports a uniform method of on-chip system analysis and access to embedded information at the core, multicore, and systems levels. The debug interface socket defines several layers of extended functionality to address the diverse and increasing debug needs for software, hardware, and mixed SoC prototyping. It is intended to be compatible with other industry standards efforts addressing debug and related on-chip issues.
Work on the specification was completed by the OCP-IP Debug Working Group led by Texas Instruments, HDL Dynamics, MIPS Technologies, and Pixelworks with the close cooperation and welcomed contributions of several other sponsor member companies and other independent organizations.
The document describes an overall debugging framework as the basis of the OCP debug interface. In the same way that the OCP data framework is a functional superset for various bus interfaces and data structures, the OCP debug framework defines an OCP debug interface socket that can connect to a superset of debug solutions, including those developed outside of OCP-IP. The specification loosely defines requirements and a set of debug signals at the OCP socket and fabric levels, leaving much of the specific options for implementation open to IP and tools vendors.
Commercial and licensable instrumentation IP and tools supporting many of the debug socket interface options are available today from OCP-IP members.
Companies wishing to participate in the OCP-IP Debug Working Group are invited to contact admin@ocpip.org. To download a copy of OCP-IP’s white paper discussing the topic of debug, visit http://www.ocpip.org.
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants include: Nokia (NYSE:NOK - News), Sonics Inc., Synopsys [SNPS], Texas Instruments (NYSE:TXN - News), and Toshiba Semiconductor Group (including Toshiba America TAEC). OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. For additional background and membership information, visit www.OCPIP.org.
|
||||||
Related News
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |