Tool generates VHDL, Verilog testbenches
![]() |
Tool generates VHDL, Verilog testbenches
By Richard Goering, EE Times
March 30, 2000 (2:40 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000330S0020
PLANTATION, Fla. Visual Software Solutions has introduced HDL Bencher, a low-cost testbench generation tool that promises to turn out VHDL or Verilog testbenches without knowledge of HDL or scripting. The tool begins by scanning VHDL or Verilog code for entity declarations. When a user selects timing parameters for synthesis tools, the tool produces a proprietary WaveTable template that combines visual waveform information with table-based data entry. The user then describes the stimulus and expected results using a built-in pattern generator and the WaveTable spreadsheet interface. The tool exports a simulation-ready testbench, including all library declarations, stimulus and check statements, and error-reporting routines. When the underlying HDL design is changed, the tool reimports the design and updates the waveform and testbench. The product creates dynamic testbenches that are automatically updated. HDL Bencher for PC platfo rms costs $1,695. A limited version can be downloaded for free from the Web.
Related News
- AMIQ EDA Releases the DVT Debugger Add-On Module for the e language, SystemVerilog, Verilog, and VHDL
- Free Model Foundry Announces Availability of VHDL and Verilog Models for Spansion's MirrorBit(R) ORNAND(TM) Solutions
- Electronic Design Technology e.K. signed an agreement to distribute Digital Core Design's VHDL and Verilog high quality synthesizable IP cores in Germany, Austria, Switzerland and Italy
- Synopsys speeds Verilog, VHDL simulation
- DualSoft announces Industry's First Automatic Document Generation Utility for Verilog and VHDL Designs
Breaking News
- BrainChip Collaborates with Chelpis-Mirle on Security Solution
- VeriSilicon Launches the Industry-Leading Automotive-Grade Intelligent Driving SoC Design Platform
- New Audio Sample Rate Converter (ASRC) IP Core from CAST Offers Versatility with High Fidelity
- NEXT Semiconductor Technologies Collaborates with BAE Systems to Develop Next Generation Space-Qualified Chips
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- Baya Systems, Imagination Technologies and Andes Technology to Present on Heterogeneous Compute Architectures at Andes RISC-V CON Silicon Valley
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |