STMicroelectronics Makes 45nm CMOS Process Available Through CMP
- Introduction strengthens STMicroelectronics’ position as a semiconductor technology leader
- Used by universities, research labs and companies for next generation System-on-Chip and allows CMP to enrich its unique portfolio of leading edge semiconductor technologies
The introduction of the 45nm CMOS process builds on the successful collaboration that has allowed universities to access previous CMOS technology generations such as 65nm and 90nm. For example, more than 100 universities (60% in Europe, 40% in Americas and Asia) have now received design rules and design kits for ST’s 65nm bulk CMOS process. During the CMP annual meeting, ST and CMP also announced that ST’s CMOS 65 nm on SOI process has been added to CMP’s technology portfolio for academia. Devices designed on the SOI substrate exhibit substantially higher performance and/or lower power consumption than identical designs on the bulk substrate. In addition, SOI technology is more robust to radiation, which makes it more suitable for space applications, for example.
According to Bernard Courtois, Director of CMP, there has been a sharp growth in the number of CMOS devices produced in recent years. For example, in 2007 the total number of circuits designed in 90nm CMOS increased by almost 100%, with 91 circuits designed in 2007 compared to 57 in 2006 and 32 in 2005, and most of the top universities are now preparing designs in 65nm.
“This is a very exciting program, which perfectly illustrates our strong involvement with the education and research communities. It is essential that university students and researchers can have access to the most advanced technologies, which we have been providing in cooperation with CMP for two decades,” said Patrick Cogez, Director, Universities and External Relations, Front-End Technology and Manufacturing at STMicroelectronics. “Ensuring that universities have access to our leading-edge technologies also helps us to attract the best young engineers as part of our commitment to remain a technology leader on a long-term basis.”
About CMP
CMP is a broker in ICs and MEMS for prototyping and low volume production. Circuits are fabricated for Universities, Research Laboratories and Industrial Companies. Advanced industrial technologies are available in CMOS, BiCMOS, SiGe BiCMOS, P-HEMT E/D GaAs, MEMS etc. CMP distributes and supports several CAD software tools for both Industrial Companies and Universities. Since 1981 more than 4200 circuits for Research, Education and Industry have been fabricated. 410 academies centre and 140 industrial companies from 60 countries have been served. Further information on CMP can be found at http://cmp.imag.fr
About STMicroelectronics
STMicroelectronics is a global leader in developing and delivering semiconductor solutions across the spectrum of microelectronics applications. An unrivalled combination of silicon and system expertise, manufacturing strength, Intellectual Property (IP) portfolio and strategic partners positions the Company at the forefront of System-on-Chip (SoC) technology and its products play a key role in enabling today's convergence markets. The Company's shares are traded on the New York Stock Exchange, on Euronext Paris and on the Milan Stock Exchange. In 2006, the Company's net revenues were $9.85 billion and net earnings were $782 million. Further information on ST can be found at www.st.com.
|
Related News
- STMicroelectronics Makes 28nm CMOS Process Available Through CMP
- CEA-Leti Makes a R&D 20nm Fully Depleted SOI Process available through CMP
- Spectral releases Silicon proven High Speed Low Power SRAM compilers in the 40/45nm CMOS/RFSOI process nodes targeted for a wide range of IOT & 5G Applications
- UMC to Develop 65nm BSI CMOS Image Sensor Process with STMicroelectronics
- Virage Logic's AEON(R) Becomes the First Multi-Time Programmable Embedded Non-Volatile Memory Available on a Standard CMOS Process Qualified to Rigorous Automotive Standard AEC-Q100
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |