TransEDA Chosen by ARM for Design Verification of Microprocessor Cores
TransEDA Chosen by ARM for Design Verification of Microprocessor Cores
Verilog and VHDL code coverage tools provide accurate, quantitative data to boost design confidence and reduce risk
DATE (Design Automation & Test in Europe) 2000, Paris, France, and LOS GATOS, Calif. - Mar. 27, 2000 - TransEDA today announced that its Verification Navigator[tm] integrated design verification environment is being used by ARM [(LSE:ARM); (Nasdaq:ARMHY)] to help reduce the risk of functional errors in the company's microprocessor cores and to achieve the highest possible degree of design confidence.
ARM is the industry's leading provider of 16/32-bit RISC microprocessor core intellectual property (IP). The company licenses its high-performance, low-cost, power-efficient processors, peripherals and system-on-chip (SoC) designs to leading silicon and systems manufacturers for applications including cell phones, networking solutions and Internet-enabled devices.
"Chip size and complexity is growing exponentially, as is the need for simulation," said John Cornish, Director of Product Marketing at ARM. "For ARM and our Silicon Partners, it is critical that we reduce the simulation overhead by executing a 'smarter' simulation methodology. Verification Navigator helps make the most effective use of our simulator resources, so we can identify problems earlier in regression tests and avoid redundant simulation." "Customers have many different development processes, tools and HDLs," said Tom Borgstrom, vice president of marketing at TransEDA. "These customers expect the highest level of verification which means that IP providers need a robust IP core verification methodology. We are delighted that ARM chose TransEDA, as we see code coverage becoming an increasingly important sign-off criteria for IP cores. ARM's selection of TransEDA shows that Verification Navigator is an ideal solution for IP designers and users."
Verification Navigator provides code coverage, test suite optimization, state machine coverage and circuit activity analysis in a fully integrated environment. It supports Verilog, VHDL and dual language designs.
About TransEDA
TransEDA develops and markets dual-language (Verilog and VHDL), simulator-independent design verification tools that perform code coverage, test suite optimization, circuit activity analysis and state machine verification for electronic integrated circuits (ICs) and systems on a chip (SOC). TransEDA has an extensive portfolio of blue-chip customers worldwide including ARM, Hewlett-Packard, IBM, Lucent Technologies, Motorola, Philips, Ricoh, Siemens, ST Microelectronics and Texas Instruments. For more information, contact TransEDA at info@transeda.com or visit the web site at www.transeda.com.
ARM, ARM Powered, Thumb and StrongARM are registered trademarks of ARM Ltd. AMBA is a trademark of ARM Ltd. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc (LSE: ARM and NASDAQ: ARMHY); its operating company ARM Limited; and the regional subsidiaries ARM, INC.; ARM KK; ARM Korea Ltd.
CONTACT:
TransEDA
Tom Borgstrom
408-907-2225
tom@transeda.com
Cayenne Communication LLC
Cheryl Lingo
559-637-9888
Cheryl.lingo@cayennecom.com
PentaCom
Sharon Graves
1 44 (0) 1242 525205
Sharon.Graves@btinterent.com
Related News
- True Circuits PLLs Used by ARM in Verification of Cortex-A9 Microprocessor Cores
- Arm partners with Mentor to offer complete verification service
- SmartDV Broadens Support for Arm AMBA Protocol with Verification IP Solutions for AMBA CHI, CXS, LPI
- Cadence to Optimize Digital Full Flow and Verification Suite for Arm Cortex-A78 and Cortex-X1 CPU Mobile Device Development
- Arm China selects Mentor's Questa Verification Solution to enhance power efficiency and speed development of MCU designs
Breaking News
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
- Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
- Quobly announces key milestone for fault-tolerant quantum computing
- CEA-Leti Demonstrates Embedded FeRAM Platform Compatible with 22nm FD-SOI Node
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
Most Popular
- SiFive Empowers AI at Scale with RISC-V Innovation
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Alphawave IP - Announcement regarding leadership transition
- Now Gelsinger is gone, what is Intel's Plan B?
- Sondrel now shipping chips as part of a complete turnkey project
E-mail This Article | Printer-Friendly Page |