Cadence and Mentor Enhance Open Verification Methodology and Expand Community Activities to Support Rapidly Growing User Base
SAN JOSE, Calif., and WILSONVILLE, Ore.-- Feb. 14, 2008 -- Cadence Design Systems, Inc. and Mentor Graphics Corp. today announced an enhanced release of the source-code library and user documentation for the Open Verification Methodology (OVM), the industry's first open, interoperable SystemVerilog verification methodology. These enhancements are the result of feedback from the growing user community at the OVM World site (www.ovmworld.org). To further support these users, Mentor Graphics and Cadence—joint developers of the OVM—are launching a series of worldwide activities.
Distributed under the standard open-source Apache™ 2.0 license, the OVM source code, usage examples, and documentation may be downloaded free of charge from OVM World. In its first month, this site has gathered more than 1,700 registered users representing more than 700 companies. Registration allows users to download and to participate in a lively online forum in which they can share information, ask questions of OVM technologists, and propose ideas for enhancements to the library and methodology.
Users will be able to learn more about the OVM and its applications at the Design and Verification Conference and Exhibition (DVCon) in San Jose Feb. 19-21. OVM World activities sponsored by Mentor Graphics and Cadence include a Tuesday morning tutorial, a Wednesday evening cocktail reception, a Thursday morning technical session, and a Thursday lunchtime user panel. Complete details on DVCon events may be found at www.ovmworld.org/tradeshows.php.
Users will have the chance to meet at a series of worldwide seminars over the upcoming months. These free seminars, jointly sponsored by Cadence and Mentor Graphics, will be held at more than a dozen locations in North America, Europe and Asia. A complete list of locations and dates with registration instructions may be found at www.ovmworld.org/seminars.php. A follow-up OVM World event is planned for the 2008 Design Automation Conference (DAC) to be held June 8-13 in Anaheim, Calif.
Open Verification Methodology
The Open Verification Methodology, based on IEEE Std. 1800™-2005 SystemVerilog standard, is the first open, language-interoperable, SystemVerilog verification methodology in the industry. It provides a methodology and accompanying library that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. It also enables intra- and inter-company reuse through a common methodology and classes for virtual sequences and block-to-system reuse, and full integration with other languages commonly used in production flows.
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence® software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,300 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $825 million and employs approximately 4,300 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: www.mentor.com
|
Cadence Hot IP
Related News
- Cadence Extends the Open Verification Methodology Beyond SystemVerilog to Include SystemC and e Language Support
- Cadence and Mentor Announce Immediate Availability of the Open Verification Methodology
- Cadence and Mentor Graphics Deliver Interoperability with Open SystemVerilog Verification Methodology
- Xilinx Launches Public Access of the SDSoC Development Environment to Expand Zynq SoC User Base to Broad Community of Systems and Software Engineers
- Mentor Graphics Supports Fujitsu to Implement Open Verification Methodology (OVM)
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |