Synfora Moves Algorithmic Synthesis to the Next Level with PICO Extreme
New technology enables the implementation of larger and complex sub-systems with unprecedented quality of results
Mountain View, Calif. -- February 11, 2008 -- Synfora, Inc. the premier provider of algorithmic synthesis tools used to design systems-on-chips (SoCs), announced today the availability of PICO Extreme™, a breakthrough in algorithmic synthesis technology. PICO Extreme enables the implementation of dramatically larger and more complex sub-systems using a recursive system composition methodology based on Synfora’s innovative TCAB technology. PICO Extreme allows familiar design styles, reduces runtime and achieves unprecedented quality of results including reduced power.
PICO Extreme’s recursive system composition methodology is enabled by TCABs – tightly coupled accelerator blocks – that allow users to designate parts of their algorithm as custom building blocks. These application-specific building blocks are C procedures that can be designed and verified standalone and then automatically integrated and scheduled as if they were primitive computing elements. In addition, TCABs can be composed of TCABs providing recursive composition of blocks to an arbitrary depth. This composition methodology improves the ability of the compiler to find better optimization, which improves performance and reduces area. With PICO Extreme, building hardware with pre-created blocks reduces the total runtime. Such a mixed bottom-up, top-down approach is very natural for designers.
“Algorithmic synthesis has been proven on small parts of an algorithm. To capture substantial algorithms and still achieve excellent results and fast run-times, a breakthrough was needed” said Simon Napper, president of Synfora. “Synfora’s leadership position in algorithmic synthesis allows us to meet the market’s need by delivering ground-breaking technology like TCABs.”
Along with the TCAB technology, PICO Extreme also delivers the following capabilities for reduced power and ease of integration into the SoC:
-
An advanced clock gating scheme that enables the designer to gate the clock of a complete processing function (loop nest) as a single entity halting any activity within the processing function (including the clock tree) and only requiring one clock gating cell.
-
The ability to extract and export mapping information that enables C-RTL equivalence checking tools to verify the equivalence between PICO-generated RTL and C. This information includes design latency/throughput, bit-accurate mapping of external C variables and stream functions to RTL block interfaces including scalar, stream and memory ports, and bit-accurate mapping of internal C variables to RTL wires, registers and memory objects.
An option to create OCP-IP compliant host interface to ease integration into the rest of the SoC
About PICO Platform
Synfora’s PICO platform automatically creates complex hardware sub-systems (application engines) from sequential untimed C algorithms. Tools based on the PICO platform allow designers to explore programmability, performance, power, area and clock frequency. In addition, tools developed with the PICO platform technology will reduce time to market by eliminating months of manual RTL design and providing a comprehensive and robust verification and validation environment including SystemC TLM support and automatic RTL testbench creation.
PICO platform tools support SoC flows and enable designers to build a library of re-usable algorithmic IP that can rapidly be deployed on a wide range of silicon technologies.
Pricing and Availability
PICO Extreme is available now. U.S. pricing starts at $350,000 for a one year time-based license.
About Synfora
Synfora, Inc. is the premier provider of algorithmic synthesis tools used to design complex systems-on-chips (SoCs). Synfora's technology helps to reduce design costs and dramatically speed chip development and reduce time-to-market. Synfora serves customers worldwide in the audio, video, imaging, wireless, and security segments of the IC design market. The company's investors are ATA Ventures, Foundation Capital, Wafra, U.S. Venture Partners and Xilinx. For latest information on Synfora, please visit http://www.synfora.com.
|
Related News
- Synfora Adds Support For Next Generation Xilinx Virtex-6 And Spartan-6 FPGA Devices To PICO Algorithmic Synthesis Tool
- BDTI Certified Results Show PICO High Level Synthesis Platform Produces Quality of Results Comparable to Hand-coded RTL
- New Capabilities in Synfora Algorithmic Synthesis Design Tools Increase Performance, Decrease Area
- Synfora Announces New Release of PICO Express -- Application Engine Synthesis for Fastest SoC Design
- Calypto Delivers Bus Interface Libraries to Easily Connect High Level Synthesis Models to ARM Platform
Breaking News
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
Most Popular
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- VeriSilicon unveils next-generation high-performance Vitality architecture GPU IP series
- SafeNet Reiterates Guidance and Clarifies Revenue Assumptions
- Micon Global and Silvaco Announce New Partnership
E-mail This Article | Printer-Friendly Page |