Gaisler Research and Synplicity partner to bring complex IP cores to advanced ASIC prototyping system
February 15, 2008 -- Gaisler Research AB announced it has partnered with Synplicity Inc., Sunnyvale, USA, a leading supplier of innovative IC design and verification solutions.
The GRLIB IP core library from Gaisler Research is ideally suited for SoC designs and implements plug and play capabilities that minimize the engineering effort during the design phase. It includes the widely popular LEON3 user-customizable 32-bit SPARC V8 processor.
The partnership will ensure that users of the Synplicity's High-performance ASIC Prototyping System (HAPS), a high performance and high capacity FPGA based system for ASIC and ASSP prototyping, can readily download and synthesize a large set of very advanced and mature IP cores from the GRLIB library.
“We are pleased to be working with Synplicity and look forward to a successful partnership to increase the number of IP cores that are supported by their synthesis and prototyping tools, and at the same time ensure that our IP cores are truly portable between design environments” stated Per Danielsson, CEO of Gaisler Research.
“Synplicity Hardware Platforms Group and Gaisler Research engineering teams are working together to ensure that the GRLIB IP core library is compatible with the Confirma ASIC/ASSP verification platform, covering the Synplify synthesis tool and the HAPS multi-FPGA motherboards. The latest GRLIB release already includes support for the tools on Windows and Linux platforms, and also includes IP cores and templates designs targeting the HAPS motherboards” added Sandi Habinc, Senior Vice President of Engineering, Gaisler Research.
“Gaisler Research has been constantly delivering advanced and demanding IP cores, our cooperation will ensure compatibility while our tools and motherboards evolve and their cores become more complex. This partnership will be a great benefit to our mutual customers, providing them with highly competitive and integrated tools, hardware and IP cores” stated Lars-Eric Lundgren, Managing Director of Synplicity Hardware Platforms Group, located in Lund, Sweden.” Synplicity's High-performance ASIC Prototyping System (HAPS) is a high performance and high capacity FPGA based system for ASIC and ASSP prototyping. HAPS is a modular system with multi-FPGA motherboards and standard or custom-made daughter boards, which can be stacked together in a variety of ways. Some of the functions available on standard daughter boards are video processing, various memory types, and interfaces to Ethernet, USB and , PCI Express, PCI-X and ARM. The robust and reliable hardware, together with the modular approach, allows the designer to concentrate on the actual ASIC design, which will shorten the verification time by months.
Availability
The GRLIB IP core library with HAPS support is available today and can be downloaded from Gaisler Research's website. The library includes support for the latest HAPS motherboards, covering HAPS-54, HAPS-52, HAPS-51 and HAPS-31, and also supports a variety of memory and I/O boards. The library is supported by Synplicity's software solutions operating on Windows and Linux platforms. The GRLIB IP core library is sold and supported by Gaisler Research and its distributors, while HAPS boards and Synplify software are sold and supported by Synplicity, Inc. and its distributors.
About Synplicity, Inc.
Synplicity®, Inc. (Nasdaq: SYNP) is a leading supplier of innovative IC design and verification solutions that serve a wide range of communications, military/aerospace, semiconductor, consumer, computer, and other electronic applications markets. Synplicity’s FPGA implementation tools provide outstanding performance, cost and time-to-market benefits by simplifying, improving and automating logic synthesis, physical synthesis, analysis and debug for programmable logic designs. Synplicity’s ESL synthesis solutions significantly improve productivity for DSP designs realized in ASIC and FPGA devices. The Confirma™ at-speed verification platform, comprising software tools and the HAPS™ family of prototyping systems, enables both comprehensive verification of ASIC, ASSP and SoC designs and software development prior to chip tapeout. Synplicity is the number one supplier of FPGA synthesis tools and its physical synthesis and ASIC verification technologies are the recipients of several prestigious industry awards. Please visit http://www.synplicity.com/ for more information. Synplicity, Synplify, and Certify, are registered trademarks of Synplicity, Inc., HAPS, High-performance ASIC Prototyping System, and Confirma, are trademarks of Synplicity Inc.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP -cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs. Please visit http://www.gaisler.com/ for more information.
|
Frontgrade Gaisler Hot IP
Related News
- Synplicity Launches Newest Addition to the HAPS ASIC Prototyping System
- Gaisler Research AB is awarded a contract for development of a System on Chip (SoC) ASIC
- Tessolve Joins GlobalFoundries' Design Enablement Network Program as a Design Partner to Bring Advanced Design Solutions to Accelerate Customer Product Development
- Corigine Delivers a Next-Generation Prototyping System for ASIC and Pre-Silicon Software Development
- DINI Group announces immediate availability of the DNVUPF4A - Prototyping for 5G
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |