OneSpin Solutions Dramatically Boosts Formal Verification Productivity With New GapFreeVerification Process
Systematically Delivers Predictable Formal Verification Results for Complex Modules and IP
MUNICH, Germany & SUNNYVALE, Calif.-- February 18, 2008 --OneSpin Solutions, an EDA company that provides innovative, field-proven formal verification solutions, today unveiled GapFreeVerification™ – a patent-pending, systematic verification process for its award-winning 360 Module Verifier (360 MV) solution that dramatically boosts verification productivity. The new process systematically delivers predictable, repeatable verification results for complex modules and IP, accelerating the gap-free formal verification that ensures first-time error-free operation. It defines a structured and integrated sequence of user activities and tool tasks; this sequence predictably transforms the design-under-verification (DUV) and its informal specification into a gap-free formal specification and a provably equivalent DUV.
The GapFreeVerification process virtually eliminates one of the main productivity killers in today’s verification approaches: the extensive effort required by simulation-based and other formal verification approaches for (1) verification planning and review, (2) construction of complex coverage models, and (3) collection and analysis of massive coverage information to improve verification quality – none of which can ensure the absence of verification holes.
The new process guides users in the systematic construction of a high-level, functional reference model consisting of a gap-free property set. The high-level reference model is a formal specification of the entire expected functionality of the DUV – analogous to golden reference models that specify expected DUV behavior in advanced testbenches. Using 360 MV’s property and completeness checking capabilities, the reference model is compared to the DUV with the same rigor as RTL and netlist models are compared using formal equivalence checking. This ensures gap-free verification and error-free DUV operation. Moreover, the new process and enhanced 360 MV tools mitigate the capacity, scalability and spurious counter-example limitations common in other formal verification tools, which are targeted primarily at “bug hunting.” By mitigating these limitations, GapFreeVerification extends systematic formal verification to a broad range of complex modules and IP where other formal approaches fail to scale.
Peter Feist, president and CEO of OneSpin, said, “A dramatic increase in verification productivity is needed to keep verification scalable. By integrating 360 MV with a highly productive verification process, we have achieved an important milestone in helping companies to reduce verification time and effort. The GapFreeVerification process encapsulates the experience and best practices we accumulated during a decade of collaborating with customers to systematically verify highly complex designs. The new process makes this experience accessible to novice users as well as formal verification experts, enabling them to efficiently perform gap-free verification with predictable results – highest quality of complex modules/IP and dramatically reduced verification effort.”
Pricing and Availability
Available now, GapFreeVerification is included in the latest version of 360 MV at no additional cost.
About OneSpin Solutions
Electronic Design Automation (EDA) company OneSpin Solutions provides award-winning, innovative formal verification solutions that ease and speed verification, and deliver the highest achievable functional quality for ASICs and FPGAs. Market-leading telecommunications, automotive, computer, and embedded system companies rely on OneSpin's verification technology. For further information please visit http://www.onespin-solutions.com or email info@onespin-solutions.com.
|
Related News
- OneSpin's New Debug Automation Technology Boosts Formal Assertion-Based Verification Productivity
- Synopsys Boosts 5G SoC Development Productivity with New RF Design Flow for TSMC N6RF Process
- Codasip adopts Siemens' OneSpin tools for formal verification
- InterMotion Technology boosts IP verification productivity for Lattice Semiconductor's CrossLink FPGA family using Aldec's Active-HDL
- NanoSemi Relies on OneSpin Automated Formal Verification Tools to Verify SystemC Designs for 5G ASICs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |