SoCVerify Kit by HDL Design House - HDL Design House announces its Verification IP (VIP) library
February 19, 2008 -- SoCVerify Kit is a library of HDL Design House Verification IP (VIP) with unified organization, implementation and supported verification methodologies. SoCVerify Kit is a single verification solution for SoC projects that allows verification managers to select necessary VIP from one vendor assuring that unified and advanced verification methodologies are used in all segments of SoC projects. HDL DH SocVerify Kit provides verification engineers and managers with a broad portfolio of VIP allowing easy verification of today's SoC. With large investments in development, verification, maintenance and support for this library, HDL DH provides its customers with complete verification solutions.
SoCVerify Kit covers a large number of standards and protocols such as I2C, HyperTransport, Serial Rapid IO, SATA, SAS, LPC, PCI, PCI-X, SPI4, SMBUS, PMBUS and each VIP constituting SoCVerify Kit library supports a wide set of verification methodologies such as: eRM, UVC, OVM. HDL Design House provides to the market a multi-language verification environment and a smooth transition to advanced verification methodologies.
The purpose of SoCVerify Kit is to provide HDL Design House customers with one unified solution for SoC verification problems. Large number of supported protocols and standards by VIP in SoCVerify Kit solve typical verification problems in today's SoC, and HDL Design House plans to include even more protocols and standards for its SoCVerify Kit VIP. Therefore, SoCVerify Kit users can count on constant improvements and enlargements of SoCVerify Kit library that will meet the requirements of each unique SoC project.
As continuous improvements and enlargement of SoCVerify Kit, HDL Design House has developed its first OVM ready VIP, the I2C OVM UVC (HDH 3000), one of HDL Design House's most popular VIP. OVM support is provided through SystemVerilog Application Protocol Interface (SV API) enabling the use of HDH 3000 within mixed language environment.
HDL Design House's SoCVerify Kit offers a broad range of VIP based on Cadence Design Verification methodologies and tools. Being longtime Cadence Verification Alliance member, HDL Design House has announced an offer for eligible users to evaluate, use and verify the quality of HDL DH UVCs from SoCVerify Kit in real SoC projects before purchase, completely free of charge. This special offer is called Extended Evaluation Program and it includes 3 month licenses for their popular UVCs along with support, with a possibility to extend the period under certain terms and conditions.
Apart from the wide range of SoCVerify Kit, HDL Design House also renders design and verification services and provides support from experienced team of engineers. More information: http://www.hdl-dh.com/evercomp.html
|
Related News
- HDL Design House Webinar: Reducing Integration and Verification Effort in SoC Design
- Design Verification Challenges in Modern SoCs - HDL Design House Webinar
- HDL Design House New Verification Seminar in Switzerland: Maximizing Verification Efficiency
- HDL Design House New Verification Seminar in Austin: Maximizing Verification Efficiency
- HDL Design House Seminar: The Verification Challenge
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |