English
PLDA Announces Immediate Availability of PCIe Gen 2 FPGA IP Design for Altera's Stratix II GX
New FPGA IP Core is compliant with Revision 2.0 of the PCIe specification
SAN JOSE, Calif. -- Feb 20, 2008 -- PLDA, the industry leader in the high-speed bus IP market, today announced the immediate availability of their PCIe Gen 2 FPGA IP, designed for Altera Stratix® II GX FPGAs. The PLDA PCIe IP Core is 100 percent compliant with Revision 2.0 of the PCIe specification.
PLDA’s announcement signifies another in a series of industry firsts for PLDA and the PCIe Gen 2 bus interface. In May of 2007, PLDA announced and provided a demonstration of its PCIe Gen 2 for ASIC, displaying the highest speed, functioning PCIe IP core on the market. With today’s announcement, PLDA extends the performance and advantages of its PCIe for ASIC IP core into FPGAs.
Key features of the PLDA PCIe Gen 2 IP Core for Altera Stratix II GX FPGAs include:
“PLDA and Altera have been working together for almost 12 years now and PLDA has a history of supporting the whole range of PCI-related busses on Altera FPGAs” said Stephane Hauradou, CTO for PLDA . “Although PCI-SIG hasn’t started the official compliance testing for PCIe 2.0, PLDA’s PCIe Gen 2 IP has already obtained the PCI-SIG “FYI” testing on Altera Stratix II GX FPGAs ”, he added.
See a Demonstration of the PLDA PCIe Gen 2 IP Core for FPGA:
PLDA will be demonstrating its PCIe Gen 2 IP for the Altera Stratix II GX FPGAs at the Embedded World show in Nuremberg, Germany, February 26th – 28th. For details on the demonstration, please contact PLDA directly at sales@plda.com or visit their booth at Embedded World in Hall 12, Stand 542.
About PLDA
PLDA designs and sells a wide range of ASIC and FPGA IP solutions including bus controllers, bridges and audio/video IPs. The company offers complete solutions, including IP cores, hardware, software, consulting services, and comprehensive technical support provided directly by the IP designers.
Founded in 1996 and profitable since its inception, PLDA is privately owned. The company maintains offices in San Jose, California and headquarters in France and has a strong international distribution network. For additional information about PLDA, please visit http://www.plda.com.
SAN JOSE, Calif. -- Feb 20, 2008 -- PLDA, the industry leader in the high-speed bus IP market, today announced the immediate availability of their PCIe Gen 2 FPGA IP, designed for Altera Stratix® II GX FPGAs. The PLDA PCIe IP Core is 100 percent compliant with Revision 2.0 of the PCIe specification.
PLDA’s announcement signifies another in a series of industry firsts for PLDA and the PCIe Gen 2 bus interface. In May of 2007, PLDA announced and provided a demonstration of its PCIe Gen 2 for ASIC, displaying the highest speed, functioning PCIe IP core on the market. With today’s announcement, PLDA extends the performance and advantages of its PCIe for ASIC IP core into FPGAs.
Key features of the PLDA PCIe Gen 2 IP Core for Altera Stratix II GX FPGAs include:
- Application layer with up to 8 automated DMA engines
- High performance interface allows up to 16 simultaneous outstanding requests
- Complete support for scatter-gather
“PLDA and Altera have been working together for almost 12 years now and PLDA has a history of supporting the whole range of PCI-related busses on Altera FPGAs” said Stephane Hauradou, CTO for PLDA . “Although PCI-SIG hasn’t started the official compliance testing for PCIe 2.0, PLDA’s PCIe Gen 2 IP has already obtained the PCI-SIG “FYI” testing on Altera Stratix II GX FPGAs ”, he added.
See a Demonstration of the PLDA PCIe Gen 2 IP Core for FPGA:
PLDA will be demonstrating its PCIe Gen 2 IP for the Altera Stratix II GX FPGAs at the Embedded World show in Nuremberg, Germany, February 26th – 28th. For details on the demonstration, please contact PLDA directly at sales@plda.com or visit their booth at Embedded World in Hall 12, Stand 542.
About PLDA
PLDA designs and sells a wide range of ASIC and FPGA IP solutions including bus controllers, bridges and audio/video IPs. The company offers complete solutions, including IP cores, hardware, software, consulting services, and comprehensive technical support provided directly by the IP designers.
Founded in 1996 and profitable since its inception, PLDA is privately owned. The company maintains offices in San Jose, California and headquarters in France and has a strong international distribution network. For additional information about PLDA, please visit http://www.plda.com.
|
||||||
Related News
- PLDA Announces Integration of its PCIe 2.0 controller with advanced AMBA AXI interface in Microsemi's new SmartFusion2 SoC FPGA
- PLDA Announces XpressGX5LP Low Profile PCIe FPGA Design Kit, Based on Altera Stratix V GX FPGA
- Altera's 40-nm Arria II GX FPGAs Achieve PCI-SIG Compliance for PCIe Express 2.0 Specification
- Altera's 40-nm Stratix IV GX FPGAs Achieve PCI-SIG Compliance for the PCI Express 2.0 Architecture
- Altera Announces Stratix IV GT and Arria II GX FPGAs: Expands Industry's Broadest Integrated Transceiver Portfolio
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |