Design And Reuse and Sci-worx are announcing a joint initiative on IP XML encapsulation technology and practice
Design And Reuse and Sci-worx are announcing a joint initiative on IP XML encapsulation technology and practice.
December 6, 2001 - D&R has promoted for several years XML as the foundations of IP exchange and has delivered to the market its toolset for automatic generation of XML encapsulated IP description referred as IP Manager SeriesT as well as a comprehensive intranet IP supply chain for SoC design. Such a supply chain based on XML based bridging triggers the transfer of IP version from design centers to IP distribution servers up to SoC design teams. D&R has recently focused on the necessity of supporting private intranet catalogs for large corporations where accurate data possibly confidential are provided by suppliers. It should be noticed that these large SoC design corporations do not wish to see the suppliers uploading metadata in their intranet within their firewall.
Thus D&R has put in place an innovative IP import portal external to the firewall where an IP provider can describe its IPs and the XML IP metadata are then automatically transferred to the intranet catalog of the IP provider. The set of data to be forwarded as well as its format is defined by the destination corporation through a XML DTD (documentation type definition). A XML "buffer" catalog will be automatically generated and open for online upload by the supplier who is invited to fill in the requested data. He can also inherit automatic bridging services for filling in automatically the data from an existing electronic support. The XML metadata will then automatically transferred to the destination intranet IP catalog which has the same infrastructure than the "buffer catalog". For doing so D&R has deposited a patent on so-called "compatible well structured XML catalogs" which supports this transfer mechanism.
This concept has been validated through D&R encapsulation portal and is used for transferring IPs metadata from this encapsulation portal to Alcatel intranet catalog.
"We are very excited about this agreement as it helps Alcatel to establish standardization among their IP suppliers and it prevents from any intrusion in Alcatel network as we just get XML metadata through a safe and convenient manner for updating the external IPs description", commented Thierry Pfirsch, Core Competence Manager for IP, Alcatel Hardware Coordination.
Sci-worx as a major IP provider has launched the encapsulation of its IP description within this portal and inherits at the same time a XML based catalog fully modifiable for its own usage. In addition sci-worx gets automatic translation capabilities to other existing catalogs.
"For sci-worx we are glad to increase the visibility of our IP within Alcatel corporation and we inherit de facto a very flexible IP catalog technology that gets us rid of the nightmare of filling several catalogs due to powerful bridging capabilities," commented Andreas Bruening, Manager IP Publishing -Design Engineering Center from sci-worx.
"D&R is delighted to participate to make IP exchange much easier for large corporations and to assist IP providers in delivering their IPs. Our exchange technology supports very easily this service nearly without any additional efforts," commented Gabriele Saucier, chairman of the board of D&R.
This service is open for free to any D&R partner in the launching period and gives to the provider an outstanding opportunity to access advanced and proven cataloguing technology.
About Design And Reuse
Design And Reuse is the leading web portal for IP and SoC exchange, and the first worldwide provider of intranet/internet XML based IP reuse and IP supply chain for SoC design software called IP/SoC Manager Series T. Founded in September 1997 in Grenoble of France, D&R now has operations extended to Europe, North America and Asia. For more information on Design And Reuse, please visit the website at www.design-reuse.com or call company headquarters at +33 476 57 43 32, fax : +33 476 50 34 21, or call company US office at +1 510 656 1445, fax : +1 510 656 0995, or send an email to info@design-reuse.com.
About Sci-worx
Sci-worx has grown to become one of Europe's leading independent IP and design service providers for networking, telecommunications and multimedia. The company was founded in Hanover, Germany in 1990. Sci-worx operates as a privately held company and has branches in Brunswick, Hamburg and Palo Alto. It currently boasts more than 250 engineers and is an approved ARM Design Centre. DesignObjects is the name of sci-worx's synthesisable IP cores, a library of over 70 off-the-shelf solutions including SDH/SONET, ATM, MPEG2/MPEG4 video and audio coding techniques, QPSK/QAM broadband modem technologies, cryptographic functions as well as bus interfaces. These pre-developed, pred-defined soft IP cores allow design teams to quickly integrate standards-based functionality required in a design.
Related News
- Silicon Image Acquires sci-worx, Strengthening its IP Portfolio, Engineering Resources and System-on-a-chip Design Capabilities
- Sci-worx's MARVIN Image Signal Processor offers Enhanced Features and Quality for Mobile Phones
- sci-worx to Use Tensilica Xtensa LX Processors As Building Blocks for Next Generation Video Cores
- sci-worx expands global presence
- 1st Real-Time MPEG-4 over Bluetooth Solution demonstrated by sci-worx and NewLogic
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |