Fujitsu launches full HD multi-standard decoder device supporting both MPEG-2 and H.264
Single-chip solution for DVB HDTV receivers
Langen and Nürnberg, Germany, February 26th 2008 — Fujitsu Microelectronics Europe (FME) today announced the launch of a new full high-definition (HD) multi-standard video decoder device for DVB broadcasts, that decodes both MPEG-2 and H.264 compressed video up to full HD resolution (1920 dots x 1080 lines). Sample shipment of the new device, the MB86H60, will start from the end of May 2008.
This device is a highly integrated System-on-Chip (SoC) and complies with the digital broadcast standard DVB used in various regions including Europe. This single chip solution integrates the necessary processing functions required by digital HDTV receivers, including processing of digital video, audio and graphics. This makes the MB86H60 multi-standard decoder suitable for integrated digital TV (IDTV) sets, set-top boxes and portable receivers.
The digital broadcasting standard DVB is used in Europe, Russia, the Middle East and by some broadcasting systems in China. Broadcasts are currently made in standard definition (SD) using the MPEG-2 video compression format. Next-generation broadcasts will be in HD, and in Europe, it has been decided that H.264 will be the main format. As the shift to HD broadcasts in Europe and elsewhere will occur gradually, decoder devices used in TVs and set-top boxes for these regions need to be capable of decoding both MPEG-2 and H.264 formats.
Until now, Fujitsu has offered its successful SmartMPEG devices that are capable of decoding the MPEG-2 SD format. These are used in TVs, set-top boxes, and portable receivers, mainly for the European market. Following HD broadcasting in Japan and the US, Fujitsu has built on its extensive experience to offer this multi-standard decoder, capable of supporting both MPEG-2 and H.264 formats on a single chip, ready for the ramp up of HD broadcasting in Europe.
CPU Core | ARM 1176JZF-S™ CPU @ 324 MHz | |
---|---|---|
CPU Core | Profile | H.264 High profile/level 4.0 decoder MPEG-2 Video Main profile/High level decoder |
Video encoder | Supports PAL/NTSC/SECAM, 7ch Video DAC embedded, Supports Teletext/WSS/PDC/CC/VBID | |
Interface | ITU-R BT.656 I/O, digital RGB888 output YPrPb analog HD output | |
Audio | Type | MPEG-1/2 Layer I/II/III, MPEG-2/4 AAC LC, etc |
Channels | 5.1 | |
Interface | L/R serial, S/P-DIF | |
TS processing | Format | MPEG-2 TS standard |
Interface | 3 input streams, 1 output stream, Built-in DVB descrambler | |
Encryption processing | 3DES encryption/decryption | |
DDR2 memory interface | 2 x 16-bit width DDR2-SDRAM667 Supports 256Mbit to 1Gbit SDRAM | |
Flash memory interface | Supports serial flash, NOR flash, NAND flash | |
Display | 5 planes: background (BG), video, cursor, OSD x 2 | |
USB | USB 2.0 high-speed OTG controller | |
Ethernet | 10/100baseT MAC | |
ATA | Multiword DMA ATA interface (16Mbps) | |
HDMI | HDMI 1.2 Link and PHY with HDCP 1.1 | |
UPI | NAND/NOR flash, common interface | |
Peripherals | UART x 2, Smart card x 2, I2C x 2, GPIO, PWM, IR Rx, SPI output | |
Input clock frequency | 27MHz | |
Operating clock frequency | Internal: 324MHz DDR2 memory interface: 32MHz | |
Power consumption | 1.2 W (typ.) | |
Packaging | 484-pin PBGA, 27sq mm, 1.0mm pitch | |
Process technology | 90nm | |
Operating Voltage | Core: 1.2V I/O: 3.3V (partial 5V tolerance) DDR2 memory interface: 1.8V |
About Fujitsu Microelectronics Europe
Fujitsu Microelectronics Europe (FME) is a major supplier of semiconductor products. The company provides advanced systems solutions to the automotive, digital TV, mobile telephony, networking and industrial markets. Engineers from design centres dedicated to microcontrollers, graphics controllers, mixed-signal, wireless, multimedia ICs and ASIC products work closely with FME's marketing and sales teams throughout Europe to help satisfy customers' system development requirements. This solutions approach is supported by a broad range of advanced semiconductor devices, IP and building blocks.
For more information, please see: http://emea.fujitsu.com/microelectronics
|
Related News
- Imagination Technologies' Multi-Standard Video Core Passes Allegro H.264 Test Suite
- NEC Electronics Announces iDTV SoC Supporting H.264/AVC with Full HD processing
- RC Module announces new SD/HD H.264 Decoder SoC aimed at Russian DVB market
- ARC Powers Audio for Fujitsu's Next-Generation Multi-Standard HD Set-Top Box Solution
- Xilinx and 4i2i demonstrate H.264 HD encoder and decoder with streaming over RTP
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |