Mobileye's System-on-Chip Delivers 2nd Generation Solution for Visual Recognition and Interpretation
EyeQ2™, Mobileye's System-on-Chip (SoC) delivers a 2nd generation solution for computationally intensive applications for real-time visual recognition and scene interpretation and has cabin-grade automotive qualification for use in intelligent vehicle systems. The Mobileye EyeQ2™ reflects a new Philosophy of Vision based processing platform, includes optimal combination for Vision Scalar and Vector processing on a single die, based on Mobileye algorithm knowledge.
Mobileye EyeQ2™ will be launched in 2009 start of production involving a consolidated feature package with lanes, vehicles, pedestrian and fusion. Manufactured by STMicroelectronics, the concept behind the EyeQ2 is twofold:
- Mobileye EyeQ2™ is six times more powerful than the first generation Mobileye EyeQ™, thus allowing a higher degree of feature consolidation
- Mobileye EyQ2™ is multi-threaded thus allowing for an easier combination of different IPs, some from Mobileye and others from 3rd parties working in tandem with Mobileye software.
• Programmable ASIC
• Parallelism, 11 computing processors working simultaneously
• On chip 1M Byte of SRAM
• Vision application minded design
• Automotive qualified
The chip architecture is designed to run a full-fledged application on a single chip, and is completely programmable to accommodate a wide range of visual processing applications beyond automotive specific applications.
Mobileye EyeQ2™ is manufactured using the leading STMicroelectronics CMOS 90nm-micron technology, operating at 332Mhz. To optimize costp erformance, all peripheral interfaces are integrated in to the SoC, including dual CAN Controllers; dual UART, I2C, Mobile DDR SDRAM controller, parallel I/O, dual Video image data capture and video out units.
Mobileye’s SDK (System Development Kit) for Mobileye EyeQ2™ provides a well defined working environment for use by developers and programmers of applications based on the Mobileye EyeQ2™ SW and is highly suited also for inexperienced developers. Provided with Mobileye Vision algorithms as libraries.
The Mobileye EyeQ2™ architecture consists of two floating point, hyper-thread 64bit RISC 34KMIPS CPUs, five Vision Computing Engines (VCE), three Vector Microcode Processors (VMP™), Denali 64bit Mobile DDR Controller, 128bit internal Sonics Interconnect, dual 16bit Video input and 18bit Video output controllers, 16 channels DMA and several peripherals. The MIPS34K CPU manages the five VCEs, three VMP™ and the DMA, the second MIPS34K CPU and the multi-channel DMA as well as the other Peripherals. The five VCEs, three VMP™ and the MIPS34K CPU perform all the intensive vision computations required by the applications such as tracking and pattern classification.
|
Related News
- TI Delivers Industry's First Sub-1 GHz RF System-on-Chip with Integrated USB Controller for Wireless Sensor Networks
- AMCC Delivers Highly Integrated, Security-Enabled System-on-Chip, Offering Low-Power and Low-Cost Benefits to Customers; AMCC's PowerPC(R) 440EPx Commences Sampling
- Chipcon Delivers on World's First True System-on-Chip (SoC) ZigBee(TM) Solution
- MediaTek and TSMC Unveil the World's First 7nm 8K Resolution Digital TV System-on-Chip
- Arteris IP Completes Acquisition of Magillem Design Services Assets, Creating World's Premier System-on-Chip Integration Company
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |