OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days
OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days
Mentor Graphics Endorses Third-Party Tool to Address Growing Popularity of OpenMORE Program
IP2000, Santa Clara, Calif. - March 20, 2000 - Mentor Graphics Corp. (NASDAQ: MENT) co-developer of the OpenMORE (Open Measure of Reuse Excellence) reference assessment program, today endorsed the SpyGlass? RTL Rule Checker from Interra, Inc. to accelerate evaluation and assessment of reusable, OpenMORE-rated intellectual property (IP). SpyGlass software, with the OpenMORE Rule Deck, automatically checks RTL code for design rule violations for different aspects of the design, including reusability, verification, ASIC requirements and test according to a subset of the design rules and guidelines outlined by the OpenMORE rating program.
The SpyGlass RTL Rule Checker accesses design rules contained in a separate rule deck. The OpenMORE rule deck captures and enables rule checking for the software checkable subset of the more than 200 rules and guidelines for design and verification for soft, firm and hard IP outlined in the Reuse Methodology Manual (RMM) Second Edition, jointly-authored by Mentor and Synopsys. The remaining rules and guidelines are checked manually. The SpyGlass engine quickly evaluates and assesses core quality, providing design engineers with instant access to information on reusable core quality. Output includes simple listing of violations, graphical reports and also a conclusive reusability "score" based on the OpenMORE program.
"SpyGlass slashes a traditionally lengthy IP assessment process from months to days," said Tom Kozas, vice president of EDA marketing for Interra, Inc. "The SpyGlass RTL Rule-checker platform is the industry's fastest, executing over a million design rule violation tests per minute, accelerating the entire IP evaluation and assessment process."
"We are beginning to use Interra's SpyGlass to document and enforce our internal IP rules," said Mike Maul, director of design methodology at National Semiconductor. "Adding OpenMORE support to the Spyglass rule-checker will significantly expand our IP capabilities by allowing us to apply a consistent set of procedures and standards to ensure greater quality in our IP assessment, support and development efforts."
The SpyGlass RTL-rule checker software evaluates and automates checks of soft IP according to a subset of the 180 rules and guidelines as described in the RMM and VSIA Deliverables Documentation. OpenMORE then uses assigned weightings and percentages to calculate an OpenMORE score. The higher the percentage score, the greater the confidence IP customers will have that the IP core will readily integrate into a System-on-Chip design.
"To further widespread industry acceptance of the OpenMORE reusability guidelines, we wanted to endorse an automated checking mechanism to accelerate the IP evaluation and rating process," said Pierre Bricaud, director of marketing for the Mentor Graphics Intellectual Property Division and co-author of the Reuse Methodology Manual. "Design rule checkers like SpyGlass enable comprehensive code compliance evaluation and are a critical success factor in implementing an effective reuse methodology."
Bricaud continued, "In less than a year, more than 500 users have adopted OpenMORE as the standard measure for reusable IP quality. To meet this strong increase in demand requires more partnerships with third-party tool vendors that offer relevant experience in design reuse methodologies. As collective design reuse leaders, we can help solve the problems associated with designing SoC solutions."
Availability and Use of OpenMORE
OpenMORE is available to everyone free of charge by downloading the program from a jointly sponsored Web site: http://www.openmore.com.
About Interra, Inc.
Interra, Inc., based in San Jose, Calif. is a leading provider of electronic design automation (EDA) software used by EDA developers to create a wide range of end user products. The company's EDA Objects? product line, consisting of Verilog and VHDL analyzers, RTL synthesis, translators, and graphical debugging tools, is used to accelerate the development of EDA tools. Its SpyGlass? product line provides productivity enhancing solutions for the designer community. Interra is also a provider of software development services. World Wide Web site: http://www.interraEDA.com
About Mentor Graphics Corporation
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products and consulting services for the world's largest electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $500 million and employs approximately 2,700 people worldwide. Company headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com.
Mentor Graphics is a registered trademark of Mentor Graphics Corporation. SpyGlass is a trademark of Interra. All other company or product names are the registered trademarks or trademarks of their respective owners.
###
For more information, please contact: | |
Mentor Graphics Contact Sabina Burns Marketing Communications 408.487.7125 sabina_burns@mentor.com | Interra Contact Jeanne Willis Marketing Communications 408.467.4246 jeanne@interra.com |
Public Relations Contact Jeremiah Glodoveza Benjamin Group/BSMG Worldwide 408.559.6090 jeremiah@benjamingroup.com | Interra Agency Contact Bill Harding The Leapfrog Group 925.426.8989 bill-harding@home.com |
Related News
- OpenMORE RTL Rule Checker from Interra Accelerates Evaluation and Assessment of Reusable IP From Months to Days
- Interra launches SpyGlass RTL rule checker
- DualSoft announces Verilog Code Review Free on the Web: Enables online evaluation of its ReviewVer design rule checker
- DualSoft announces ReviewVHDL[tm] - VHDL design rule checker Extensible RTL design rule checker enables enterprise-wide reuse
- Sondrel creates unique modelling flow software to cut ASIC modelling time from months to a few days
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |