English
Gaisler Research has increased its number of scientific FPGA designs in Earth orbit
March 7, 2008 -- Gaisler Research AB announced that it has designed several FPGAs for scientific experiments and instrument, all based on Actel RT54SX32 and RT54SX72S devices. The latest designs were launch on-board the Atlantis STS-122 shuttle mission and installed on the European Columbus laboratory that is part of the International Space Station (ISS).
Material Exposure and Degradation ExperimenT (MEDET)
The latest contribution are the two FPGA designs that control the Material Exposure and Degradation ExperimenT (MEDET) which was launched on 7 February 2008 aboard the Atlantis STS-122 shuttle mission together with the European Columbus laboratory on its way to International Space Station (ISS).
MEDET is part of the European Technology Exposure Facility (EuTEF) which is a technology and scientific mission initiative of the European Space Agency (ESA) to provide to the science community easy and low cost access to the external environment of ISS.
MEDET will actively monitor material degradation dynamics in low Earth orbit and acquire information about the ISS environment in terms of contamination, atomic oxygen, ultraviolet and radiation, micrometeoroids and debris.
Gaisler Research has designed the instrument controller, based on two Actel RT54SX72S FPGA devices, which manages the complete MEDET instrument. The instrument controller implements the communication protocol towards the Mil-Std-1553B bus interface circuit and the detailed control and management of the seven sub-experiments.
“The two MEDET FPGAs are good examples of complex designs that we have developed for the science community over the years. They basically implement all the control and management logic required by the MEDET instrument and its seven sub-experiments” stated Sandi Habinc, Senior Vice President of Engineering, Gaisler Research.
Solar Electron Proton Telescope (SEPT)
Gaisler Research has developed the instrument controller for the European Solar Electron Proton Telescope (SEPT) instrument. The SEPT instrument is part of the overall IMPACT (In-Situ Measurements of Particles and CME Transients) experiment package.
Gaisler Research has designed the Actel RT54SX32S FPGA that controls the complete SEPT instrument, implementing the UART based communication protocol towards the IMPACT instrument control and the four Particle Detector Front-End (PDFE) ASICs that interface the silicon based telescope detectors.
Four SEPT instruments are part of the IMPACT experiment package onboard the NASA Solar Terrestrial Relations Observatory (STEREO) mission that comprises two satellites orbiting the Sun. The two STEREO satellites were launched on 25 October 2006 aboard a Delta II rocket. Scientific results from the SEPT instruments have already been published and more are in progress.
“The SEPT instrument controller design is similar to that of MEDET since both control the complete instrument, including the experiment management and the communication with the experiment package. This experience from designing with space quality FPGAs has been useful in the development of our LEON3-FT offering for the Actel RTAX2000S FPGAs” stated Sandi Habinc.
Links
- MEDET picture on NASA web site
- Columbus picture on ESA web site showing EuTEF/MEDET in lower left corner
- MEDET and EuTEF on ESA web site:
- SEPT picture on Berkeley web site
- SEPT on Berkeley web site
- SEPT on ESA web site
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs.
|
||||||
Frontgrade Gaisler Hot IP
Related News
- Gaisler Research receives order for the Fault Tolerant LEON3 processor implemented in an Actel RTAX2000 FPGA from ACER in Taiwan
- Gaisler Research AB launches the LEON3 processor as a standard component using the space qualified and radiation tolerant Actel RTAX2000S FPGA
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
- BrainChip Boosts Space Heritage with Launch of Akida into Low Earth Orbit
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |