Tensilica Becomes First Processor IP Company to Support MPEG-4 AAC-LC and aacPlus Multi-Channel Decoders for 7.1 Surround Sound
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
SANTA CLARA, Calif.-- March 13, 2008 -- Tensilica®, Inc. has become the first processor IP (intellectual property) company to announce the approval and availability of MPEG-4 AAC-LC, aacPlus™ v1, and v2 multichannel decoder implementations from Dolby Laboratories, Inc (NYSE:DLB - News). These three multichannel decoders provide up to 7.1-channel surround sound for home entertainment devices. They are available now for the Tensilica HiFi 2 Audio Engine, the most popular audio architecture for system-on-chip (SOC) design.“We’ve offered our customers stereo AAC-LC and aacPlus decoders for several years with great success in the handheld and portable device markets, and we’re now seeing strong demand for multi-channel versions in home entertainment multimedia products,” stated Larry Przywara, Tensilica’s marketing director for mobile/multimedia products. “In addition, we have further improved the memory requirements of the stereo decoders with reductions of up to 62 percent for data RAM and 25 percent for code size. Dolby’s aacPlus implementation sets the standard for quality and ensures that customers will enjoy an exceptional audio experience.”
“Multi-channel AAC-LC and aacPlus is now being deployed in the broadcast and consumer segments. We are delighted to be cooperating with Tensilica to hasten this process with certified implementations on their HiFi 2 Audio Engine,” stated Martin Dietz, vice president, Dolby Laboratories. “This will enable companies to accelerate the design of the next generation audio chips that include this audio standard as well as other system features, reducing cost and power in many applications.”
aacPlus v1 is a superset of AAC that adds Spectral Band Replication (SBR), a unique bandwidth extension technique that enables audio codecs to deliver the same quality at half the bit rate. aacPlus v2 adds Parametric Stereo (PS), which significantly increases the codec efficiency a second time for low-bit-rate stereo signals. aacPlus v2 is specified as the high-quality audio codec in the 3GPP (3rd Generation Partnership Project), a collaboration for standards for third generation mobile phones.
These new decoders are just three of many Dolby products supported by Tensilica’s HiFi 2 Audio Engine. Tensilica also offers Dolby Digital 5.1, Dolby Digital Plus 5.1 and 7.1-channel decoders, Dolby Digital Consumer Encoder 5.1, Dolby Digital Compatible Output 5.1, and AAC-LC, aacPlus v1 and v2 stereo decoders and encoders. The Tensilica HiFi2 Audio Engine is available to users of Tensilica’s patented, market-leading Xtensa configurable processors, and is also available in an off-the-shelf audio DSP IP core – the Diamond Standard 330HiFi processor.
Availability
The AAC-LC, aacPlus v1 and v2 multichannel decoder implementations from Dolby are available for shipment now to all licensees of Tensilica’s Diamond Standard 330HiFi processor or the Xtensa LX processor with the HiFi 2 Audio Engine.
About Tensilica
Tensilica, Inc., is the recognized leader in configurable processor technology and has leveraged that technology to become the leading supplier of licensable controllers and DSP cores for mobile audio and video applications. Tensilica offers the broadest line of controller, CPU, network, and specialty DSP processors on the market today – including full software toolchain and modeling support - in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. The modern design behind all of Tensilica’s processor cores provide semiconductor companies and system OEMs with the lowest power, smallest area solutions for high-volume products including mobile phones and other consumer electronics, networking and telecommunications equipment, and computer peripherals. For more information on Tensilica’s patented, benchmark-proven processors, visit www.tensilica.com.
|
Related News
- Barco's Real-time Multi-channel MPEG-4 Encoder Library Available on Cradle's Award-winning CT3616 MDSP
- DTS' and Coding Technologies' MPEG-4 aacPlus/DTS Transcoding Solution Gains Major Support from Chip Set Manufacturers
- Tensilica Adds Coding Technologies' MPEG-4 aacPlus to Xtensa HiFi 2 Audio Engine
- InterVideo Introduces MPEG-4 Codec with Tensilica’s Xtensa Processor For High-Quality QCIF and CIF Image Processing
- ARM Releases AAC, MP3, MPEG-4, H.264 and FFT OpenMAX DL Libraries, Highly Optimized for Cortex-A8/NEON and ARM11 Processors
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |