English
IP Adventures in EDA
By Gabe Moretti, edadesignline.com
March 13, 2008
By their own actions in the last few weeks, Mentor, Magma, and Cadence, have reopened the debate on whether or not IP belongs in EDA. Their answers respectively are: no, yes, and "on my own terms".
It was about a year ago that Michael Santarini and I had the last of a number of discussions on the topic: Michael was against the idea and I was defending EDAC's decision to include IP revenues in their Market Statistics Summary Report. My argument was based on historical facts. Long before the concept of Fabless Semiconductor Company was invented, Synopsys began to sell IP blocks under the DesignWare brand. If I remember correctly it was 1990, but certainly no later than 1991. The blocks were simple compared to what is available now, and the primary reason for selling them was to give a hand to designers still struggling with logic synthesis. Design Compiler was a tool at times difficult to use, both because it was new and because designers had never created synthesizable logic before. Will EDAC continue to include the IP market in the report? I think it depends on Cadence: read on.
March 13, 2008
By their own actions in the last few weeks, Mentor, Magma, and Cadence, have reopened the debate on whether or not IP belongs in EDA. Their answers respectively are: no, yes, and "on my own terms".
It was about a year ago that Michael Santarini and I had the last of a number of discussions on the topic: Michael was against the idea and I was defending EDAC's decision to include IP revenues in their Market Statistics Summary Report. My argument was based on historical facts. Long before the concept of Fabless Semiconductor Company was invented, Synopsys began to sell IP blocks under the DesignWare brand. If I remember correctly it was 1990, but certainly no later than 1991. The blocks were simple compared to what is available now, and the primary reason for selling them was to give a hand to designers still struggling with logic synthesis. Design Compiler was a tool at times difficult to use, both because it was new and because designers had never created synthesizable logic before. Will EDAC continue to include the IP market in the report? I think it depends on Cadence: read on.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Silvaco Inc. Achieves ISO 9001 Certification for Comprehensive Suite of TCAD, EDA, and IP Products
- China's EDA startup X-Epic forced to lay off staff, says report
- Altair Signs Agreement to Acquire Metrics Design Automation Inc. Expands Footprint in EDA Industry
- Siemens collaborates with Samsung Foundry to expand 3D-IC enablement tools, optimize other EDA solutions for foundry's newest processes
- EDA toolset parade at TSMC's U.S. design symposium
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards