Xilinx Delivers Complete Virtex-5 FPGA Solution for XAUI Protocol
Free reference design and protocol pack enable users to design with confidence across a broad range of markets in communications, networking, storage and computing
SAN JOSE, Calif. -- March 17, 2008 -- Xilinx, Inc., the world's leading supplier of programmable logic solutions, today announced availability of a Virtex(TM)-5 solution for designers using the XAUI communications protocol. The complete solution includes a reference design, XAUI protocol characterization report for GTP transceivers, access to Xilinx(R) LogiCORE(TM) IP, and a PCIe(R) add-in card with CX4 connector development board. The solution accelerates time-to-market for architects developing and implementing high speed designs using the XAUI protocol for applications in communications, networking, storage, computing, and aerospace and defense markets.
Xilinx Virtex-5 FPGAs, with built-in endpoint blocks for PCI Express(R), Ethernet MAC and low power 3.75Gbps RocketIO(TM) GTP transceivers, and numerous LogiCORE soft IP -- including XGMAC (Ten Gigabit Ethernet MAC) and XAUI, provide a platform that enables implementation of a fully integrated and compliant solution that has passed the UNH-IOL testing for the XAUI protocol.
Complete XAUI Solution
The solution enables engineers to quickly get a design using XAUI up and running on a desktop PC, including all components needed to bring-up a high performance Virtex-5 FPGA based XAUI design in a PC environment.
- 8-lane PCI Express add-in card with a CX4 connector
- Virtex-5 FPGA with built-in blocks for PCI Express endpoint, Ethernet MACs & 3.75 Gbps RocketIO GTP transceivers
- LogiCORE IP products to develop a XAUI, XGMAC, 1-8-lane PCIe endpoint in the FPGA
- Reference Designs and Software
- Windows and Linux software drivers
- Technical documentation
"Our complete XAUI solution enables system architects to rapidly implement XAUI interfaces and evaluate performance benefits in a low-cost desktop PC form factor. Other benefits include reducing design risk and lowering total system cost," said Anil Telikepalli, senior manager of horizontal platform solutions marketing at Xilinx. "The XAUI protocol continues to rapidly expand in new equipment and market segments, and our Virtex(TM)-5 LXT and SXT devices, with built-in serial transceivers and LogiCORE IP supporting XAUI protocol & XGMAC layers, are being deployed in an increasing number of existing and new applications."
About Xilinx Virtex-5 FPGAs
The Virtex-5 family represents the fifth generation in the award-winning Virtex series. Built upon the industry's most advanced 65nm triple-oxide technology, breakthrough new ExpressFabric(TM) technology and proven ASMBL(TM) architecture, the Virtex-5 family includes four domain-optimized platforms for high-speed logic, digital signal processing (DSP), embedded processing and serial connectivity applications. Production devices are shipping now and may be purchased online or through Xilinx distributors. For further cost reductions, the Xilinx(R) EasyPath(TM) program enables customers to use Virtex-5 devices in high-volume applications. Visit http://www.xilinx.com/virtex5 for more information.
Pricing and Availability
The Virtex-5 FPGA reference design for XAUI is available for immediate download at http://www.xilinx.com/XAUI.
About Xilinx
Xilinx, Inc. is the worldwide leader of programmable logic solutions. For more information, visit http://www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Delivers Virtex-5 LX330T Device - World's Largest FPGA with Serial Transceivers
- Xilinx Simplifies Design of PCI Express, Gigabit Ethernet and Xaui with New Virtex-5 Protocol Packs
- Xilinx Delivers 65nm Virtex-5 LX330 - Industry's Largest FPGA
- Sarance Technologies Delivers Interlaken Protocol IP Core for Xilinx Virtex-5 FPGAs
- Xilinx Delivers ISE 8.2i - A Complete Logic Design Solution For The New 65nm Virtex-5 FPGA Family
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |