English
Spiral Gateway announces working test chip
Edinburgh -- March 20th, 2008 -- Spiral Gateway Ltd., the Edinburgh based semiconductor company, announces fully functional and validated samples of its RICA test chip; the Reconfigurable Instruction Cell Array (RICA) technology is targeted to meet the demands of image signal processing in the next generation of mobile phones. It has received fully working samples of its test chip back, demonstrating the RICA array and successfully proving the concepts of the underlying technology, including full dynamic reconfigurability and multiple application capability. This represents a major step in bringing the RICA technology to market.
The chip was developed and manufactured in partnership with the University of Edinburgh. This partnership allowed the company access to leading technologists, tool flows and fabrication partners in a seamless way.
The company is working on products for the Image Signal Processing market in mobile phones. Existing solutions in this market are either hardwired ASIC devices or software programmable DSP cores. The market is demanding the real time performance levels of hardwired ASIC solutions but with the full programmable flexibility of the software approach and Spiral Gateway’s technology is ideally positioned to meet this need.
Commenting, Chief Executive Officer of Spiral Gateway, Graham Townsend, said, “We are pleased to have demonstrated the underlying RICA technology and show it operating in real time. This gives us great confidence of delivering a disruptive solution to the ISP market with first full product prototypes later this year.”
Tom Higgison from the University’s commercialisation company ERI added, “This is a superb achievement by Spiral Gateway, providing further validation of the University of Edinburgh’s leading edge research. We are committed to providing a solid technology base and world class facilities and promoting the growth of Scotland’s most innovative companies.”
About Spiral Gateway Ltd.
Spiral Gateway is developing Image Signal Processing chips for the mobile phone market. The company was incorporated in 2004 and is a spin-out from the University of Edinburgh. It is backed by a consortium of investors led by Braveheart Investment Group plc., the commercialisation and investment management company.
The chip was developed and manufactured in partnership with the University of Edinburgh. This partnership allowed the company access to leading technologists, tool flows and fabrication partners in a seamless way.
The company is working on products for the Image Signal Processing market in mobile phones. Existing solutions in this market are either hardwired ASIC devices or software programmable DSP cores. The market is demanding the real time performance levels of hardwired ASIC solutions but with the full programmable flexibility of the software approach and Spiral Gateway’s technology is ideally positioned to meet this need.
Commenting, Chief Executive Officer of Spiral Gateway, Graham Townsend, said, “We are pleased to have demonstrated the underlying RICA technology and show it operating in real time. This gives us great confidence of delivering a disruptive solution to the ISP market with first full product prototypes later this year.”
Tom Higgison from the University’s commercialisation company ERI added, “This is a superb achievement by Spiral Gateway, providing further validation of the University of Edinburgh’s leading edge research. We are committed to providing a solid technology base and world class facilities and promoting the growth of Scotland’s most innovative companies.”
About Spiral Gateway Ltd.
Spiral Gateway is developing Image Signal Processing chips for the mobile phone market. The company was incorporated in 2004 and is a spin-out from the University of Edinburgh. It is backed by a consortium of investors led by Braveheart Investment Group plc., the commercialisation and investment management company.
|
||||||
Related News
- Tiempo, Working with STMicroelectronics, Unveils First 32nm Clockless Test Chip
- Spiral Gateway preps C-programmable low-power fabric
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
- Alchip Announces Successful 2nm Test Chip Tapeout
- Comcores and Extoll successfully completed the interoperability test of Comcores JESD204C IP core and Extoll SerDes PHY
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |