eASIC Enables AVTECH to Reduce IP Surveillance Camera Cost by 45%
eASIC's Zero Mask-Charge ASIC Delivers Increased Functionality at Significantly Lower Cost than a Low Density FPGA
Santa Clara, CA - March 25, 2008 - eASIC Corporation, a provider of zero-mask charge ASIC devices, today announced that AVTECH, a leading Taiwanese manufacturer of low cost surveillance systems, reduced the system cost of its new dome IP surveillance camera by 45%. This was achieved by replacing a low density FPGA with eASIC's zero-mask charge Nextreme ASIC. The Nextreme device consolidated multiple high-performance image processing functions and enabled AVTECH to increase the camera features while significantly reducing overall system cost and power consumption.
AVTECH is one of an increasing number of IP video surveillance equipment suppliers that are lowering system costs using eASIC's Nextreme devices. Traditional cost reduction paths involving standard cell ASICs are becoming less viable as NRE costs soar and the market demands the fast introduction of new features. eASIC's Nextreme family of zero mask-charge and no minimum order ASIC devices provides designers with the low cost benefits of traditional ASIC, combined with a rapid design cycle and only a four to five week silicon turnaround time.
In addition to the substantial system cost saving, we were pleasantly surprised at how quick we received working devices and how much lower the power consumption was compared to the low density FPGA we were using, said Kevin Chiang, R&D Manager of AVTECH. eASIC's zero-mask charge, fast turnaround ASICs helped us to make quick changes to keep up with the latest requirements from our customers and also rapidly ramp into high volume production.
According to Simon Harris, senior research director at IMS Research, Network cameras are one of the fastest growing areas of the electronic security market, with shipments forecast to increase by nearly 40% per annum over the next three years. As production volumes increase, manufacturers of network cameras will strive for increased functionality at lower cost, and rapid time to market in order to be competitive.
This is a classic example where the costs of the FPGA make them prohibitive in high volume production, said Jasbinder Bhoot, Senior director of Marketing at eASIC Corporation. AVTECH took full advantage of the FPGA cost reduction program we launched recently, and were able to integrate more functionality while dramatically reducing cost, thus allowing AVTECH a unique advantage to further gain market penetration in the IP surveillance camera market added Bhoot.
About eASIC
eASIC is a fabless semiconductor company offering breakthrough zero mask-charge ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing Via-layer customizable routing. This innovative fabric allows eASIC to offer ASICs with no mask-charges and no minimum order quantity.
Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Advanced Equities Incorporated and Evergreen Partners. For more information, please visit www.eASIC.com
|
Related News
- eASIC Enables Nexus Chips to Reduce Power Consumption by 80% Over FPGAs
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- ZeroPoint Technologies raises EUR 3.2 million in seed funding to reduce energy consumption of data centers by more than 25%
- ZeroPoint Technologies can reduce data center energy consumption by 25%
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |