Pre-verified Interface IP Subsystems reduce design risk and accelerate time-to-market
Xilinx, Xentec roll out image compression cores
Xilinx, Xentec roll out image compression cores
By Michael Santarini, EE Times
March 13, 2000 (10:03 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000313S0007
Xilinx Inc. (San Jose, Calif.) and Ontario-based Xentec Inc. have announced immediate availability of a discrete/inverse discrete cosine transform (DCT and IDCT) core and a JPEG codec core targeting such applications as image storage, data and video compression, medical imaging and industrial systems. The DCT and IDCT core is said to enable high-speed hardware implementation of the forward and inverse discrete cosine transform functions in a Spartan-II device. DCT and IDCT functions are the building blocks of the JPEG, MPEG and ITU-T H261 standards-based codecs that are used in many image-processing applications. The DCT function is a key element in a compression system that splits still-image pixels into smaller data blocks. It calculates a value to represent each block that can be used to reduce the storage space required for the overall image. The IDCT function operates in reverse and reconstructs the image from compres sed data. The DCT and IDCT function is a critical building block in Dolby AC-2 and AC-3, JPEG and MPEG compression systems, according to the companies. The companies also announced an integrated JPEG codec core. JPEG is an image-compression technique for reducing image file sizes without a noticeable difference in image quality. The Xentec X_JPEG codec core conforms to the ISO/IEC 10918-1 JPEG baseline specification and performs both compression and decompression functions. The X_JPEG and X_DCT_IDCT cores are immediately available from Xentec for use in Xilinx FPGAs. The DCT and IDCT core is available for use in Spartan-II, Virtex-E and Virtex FPGAs and lists at $10,000 for the netlist version. The JPEG codec is available for use in Virtex-E and Virtex FPGAs. It lists at $30,000 for the netlist version. All Xentec products can be purchased directly from Xentec. The datasheets can be downloaded from the Xilinx IP Center at www.xilinx.com/ipcenter. Also visit www.xentec-inc.com. --- DSP core provider Bops Inc. has named Carl Schlachte chief executive officer. Schlachte joins the company from ARM Ltd., where he was most recently vice president of North American sales. Bops president Mark Bowles said Schlachte's "intimate knowledge of the customers, markets and business model of semiconductor intellectual property makes him the ideal candidate to lead Bops into the next phase of broad commercialization." Schlachte, a 15-year semiconductor veteran, has held executive, sales and engineering positions at both ARM and Motorola. He spent 3-1/2 years at ARM, where he was vice president of sales for North America. He was among ARM's first U.S. employees and was responsible for establishing the company's sales presence in North America. At Motorola, Schlachte was in the World Marketing Group and was a key member of the PowerPC team. He ho lds a B.S. in computer science from Clemson University (South Carolina). See www.bops.com.
Related News
- Xilinx and Xentec announce image compression cores for Virtex-E and Spartan-II FPGAs
- QuantWare lands €6 million to roll out groundbreaking quantum processors
- intoPIX showcases its innovative image processing and compression solutions for human & machine vision at Embedded World 2023
- Alma Technologies Scales-up the Performance of the JPEG-LS Image Compression IP Core by Employing its Ultra High Throughput - UHT™ Architecture
- QOI Image Compression IP Cores available from CAST and Ocean Logic
Breaking News
- Ceva Wi-Fi 6 and Bluetooth IPs Power Bestechnic's New Combo Products
- MediaTek and Ceva Collaborate for More Immersive Spatial Audio Mobile Entertainment Experience
- Flash Memory LDPC Decoder IP Core Available For Integration From Global IP Core
- Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
- GUC Monthly Sales Report - December 2024
Most Popular
- Arm loses out in Qualcomm court case, wants a re-trial
- Softbank Izanagi AI processor expected next year
- Jury is out in the Arm vs Qualcomm trial
- Weebit Nano licenses its ReRAM technology to onsemi
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
E-mail This Article | Printer-Friendly Page |